Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 108-113

  Lakshminarayana, Ganesh ^a   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; FLOW MEASUREMENT; SCHEDULING; ALGORITHMS; CONSTRAINT THEORY; PROBABILITY; RESOURCE ALLOCATION;

BEHAVIORAL DESCRIPTIONS; HARDWARE AND SOFTWARE IMPLEMENTATIONS; PERFORMANCE BOTTLENECKS; PREDICTION ERRORS; RESOURCE CONSTRAINT; SPECULATIVE EXECUTION; SUB-OPTIMAL PERFORMANCE; WORST-CASE EXECUTION TIME;

SCHEDULING ALGORITHMS; DATA FLOW ANALYSIS;

CONTROL-FLOW INTENSIVE (CFI) BEHAVIORAL DESCRIPTIONS;

EID: 0031641699     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277067     Document Type: Conference Paper

References (10)

1. U. Holtmann and R. Ernst, "Experiments with low-level speculative computation based on multiple branch prediction, " IEEE Trans. VLSI Systems, vol. 1, pp. 262-267, Sept. 1993.
2. K. Wakabayashi and H. Tanaka, "Global scheduling independent of control dependencies based on condition vectors, " in Proc. Design Automation Conf., pp. 112-115, June 1991.
3. U. Holtmann and R. Ernst, "Combining MBP-speculative computation and loop pipelining in high-level synthesis, " in Proc. European Design & Test Conf., pp. 550-556, Mar. 1995.
4. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction, " IEEE Trans. Computers, vol. 30, pp. 478-490, July 1981.
5. S. A. Mahlke et al., "Sentinel scheduling: A model for compiler- controlled speculative execution, " IEEE Trans. Computers, vol. 11, pp. 376-408, Nov. 1993.
6. G. Lakshminarayana, K. S. Khouri, and N. K. Jha, "Wavesched: A novel scheduling technique for control-flow intensive behavioral descriptions, " in Proc. Int. Conf. Computer-Aided Design, pp. 244-250, Nov. 1997.
7. S. Bhattacharya, S. Dey, and F. Brglez, "Performance analysis and optimization of schedules for conditional and loop-intensive specifications, " in Proc. Design Automation Conf, pp. 491-496, June 1994.
8. M. Garey and D. Johnson, Computers and Intractibility. W.H, Freeman & Company, New York, 1979.
9. R. Jain, A. Majumdar, A. Sharma, and H. Wang, "Empirical evaluation of some high-level synthesis scheduling heuristics, " in Proc. Design Automation Conf, pp. 686-689, June 1991.
10. R. Camposano, "Path-based scheduling for synthesis, " IEEE Trans. Computer-Aided Design, vol. 10, pp. 85-93, Jan. 1991.