Control-flow versus data-flow-based scheduling: Combining both approaches in an adaptive scheduling system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 5, Issue 1, 1997, Pages 82-100

  Bergamaschi, Reinaldo A ^b   Raje, Salil ^b   Nair, Indira ^b   Trevillyan, Louise ^a,b  

^a IEEE

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Control flow graph; Data flow graph; High level synthesis; Path based scheduling

Indexed keywords

ADAPTIVE SYSTEMS; ALGORITHMS; COMPUTATIONAL COMPLEXITY; GRAPH THEORY; OPTIMIZATION; ROBUSTNESS (CONTROL SYSTEMS); SCHEDULING;

CONTROL FLOW GRAPH; DATA FLOW GRAPH; HIGH LEVEL SYNTHESIS TECHNIQUES; PATH BASED SCHEDULING; ROBUST SCHEDULING SYSTEM;

LOGIC DESIGN;

EID: 0031101541     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.555989     Document Type: Review

References (16)

1. S. Davison, D. Landskov, B. Shriver, and P. Mallet, "Some experiments in local microcode compaction for horizontal machines," IEEE Trans. Comput., vol. C-30, pp. 460-477, July 1981.
2. A. C. Parker, J. T. Pizarro, and M. Mlinar, "MAHA: A program for datapath synthesis," in Proc. 23rd ACM/IEEE Design Automat. Conf., June 1986, pp. 461-466.
3. B. M. Pangrle and D. D. Gajski, "State synthesis and connectivity binding for microarchitecture compilation," in Proc. IEEE Int. Conf. Computer-Aided Design, ACM/IEEE, Nov. 1986, pp. 210-213.
4. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of ASIC's," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
5. R. Camposano, "Path-based scheduling for synthesis," IEEE Trans. Computer-Aided Design, vol. 10, pp. 85-93, Jan. 1991.
6. R. A. Bergamaschi, R. Camposano, and M. Payer, "Scheduling under resource constraints and module assignment," INTEGRATION, the VLSI J., vol. 12, pp. 1-19, Dec. 1991.
7. W. Wolf, A. Takach, C.-Y. Huang, and R. Manno, "The Princeton University behavioral synthesis system," in Proc. 29rd ACM/IEEE Design Automat. Conf., June 1992, pp. 182-187.
8. A. Jerraya, I. Park, and K. O'Brien, "AMICAL: An interactive high-level synthesis environment," in Proc. IEEE European Conf. Design Automat., Paris, France, Feb. 1993.
9. K. Wakabayashi and H. Tanaka, "Global scheduling independent of control dependencies based on condition vectors," in Proc. 29th ACM/IEEE Design Automation Conference, Anaheim, CA, June 1992, pp. 112-115.
10. R. A. Bergamaschi and D. J. Allerton, "A graph-based silicon compiler for concurrent VLSI systems," in Proc. IEEE CompEuro Conf., Brussels, Belgium, Apr. 1988, pp. 36-47.
11. R. Bergamaschi, R. O'Connor, L. Stok, M. Moricz, S. Prakash, A. Kuehlmann, and D. S. Rao, "High-level synthesis in an industrial environment," IBM J. Res. Development, vol. 39, pp. 131-148, Jan./Mar. 1995.
12. R. Camposano and R. M. Tabet, "Design representation for the synthesis of behavioral VHDL models," in Proc. 9th Int. Symp. Comput. Hardware Description Lanugages and Their Applications, Washington, DC, Elsevier Science Publishers B.V., June 1989, pp. 49-58.
13. A. Kuehlmann and R. A. Bergamaschi, "Timing analysis in high-level synthesis," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1992.
14. U. Holtmann and R. Ernst, "Experiments with low-level speculative computation based on multiple branch prediction," IEEE Trans VLSI Syst., vol. 1, pp. 262-267, Sept. 1993.
15. M. C. McFarland and T. J. Kowalski, "Incorporating bottom-up design into hardware synthesis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 938-950, Sept. 1990.
16. D. E. Thomas, E. D. Lagnese, R. A. Walker, J. A. Nestor, J. V. Rajan, and R. L. Blackburn, Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench. Amsterdam, The Netherlands: Kluwer Academic, 1990.