BIST for systems-on-a-chip

Integration, the VLSI Journal

Volumn 26, Issue 1-2, 1998, Pages 55-78

  Wunderlich, Hans Joachim ^a  

^a UNIVERSITY OF STUTTGART   (Germany)

Author keywords

BIST; Deterministic BIST; Functional BIST; Systems on chip

Indexed keywords

DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; INTEGRATED CIRCUIT TESTING; MICROELECTRONICS; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING;

SYSTEM-ON-CHIPS;

BUILT-IN SELF TEST;

EID: 0032314715     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(98)00021-2     Document Type: Article

References (56)

1. E.B. Eichelberger, E. Lindbloom, Random-pattern coverage enhancement and diagnosis for LSSD logic self-test, IBM J. Res. Develop. 27 (3) (1983).
2. P.H. Bardell, W.H. McAnney, Self-testing of multichip logic modules, Proc. IEEE Int. Test Conf., 1982, pp. 200-204.
3. B. Koenemann et al., Built-in logic block observation techniques, Proc. Test Conf., Cherry Hill, NJ, 1979.
4. G.L. Craig, C.R. Kime, K.K. Saluja, Test scheduling and control for VLSI built-in self-test, IEEE Trans. Comput. S 37 (9) (1988) 1099-1109.
5. A.P. Stroele, H.-J. Wunderlich, Signature analysis and test scheduling for self-testable circuits, Proc. Int. Symp. on Fault-Tolerant Computing, Montreal, 1991, pp. 96-103.
6. O.F. Haberl, H.-J. Wunderlich, The synthesis of self-test control logic, Proc. COMPEURO, 1989, pp. 5.134-5.136
7. Y. Zorian, A distributed BIST control scheme for complex VLSI devices, Proc. VLSI Test Sympo., 1993, pp. 4-9
8. P. Girard, C. Landrault, V. Moréda, S. Pravossoudovitch, An optimized BIST test pattern generator for delay testing, Proc. 15th VLSI Test Symp., April 1997, pp. 94-99.
9. W.W. Peterson, E.J. Weldon Jr. Error-Correcting Codes, MIT Press, Cambridge, MA, 1972.
10. R. Lidl, H. Niederreiter, Introduction to Finite Fields and their Applications, Cambridge University Press, Cambridge, 1986.
11. S.W. Golomb, Shift Register Sequences, Aegan Park Press, Laguna Hills, 1982.
12. C.L. Chen, Linear dependencies in linear feedback shift registers, IEEE Trans. Comput. C-35 (12) (1986) 1086-1088.
13. T.W. Williams, W. Daehn, W. Gruetzner, C.W. Starke, Comparison of aliasing errors for primitive and non-primitive polynomials, Proc. IEEE Int. Test Conf., Philadelphia, September 1986, pp. 282-288.
14. M. Damiani et al., Aliasing in signature analysis testing with multiple-input shift-registers, Proc. 1st European Test Conf., Paris, 1989, pp. 346-353.
15. M. Abramovici, M.A. Breuer, A.D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, New York, 1990 revised printing.
16. H.-J. Wunderlich, PROTEST: a tool for probabilistic testability analysis, Proc. 22nd ACM/IEEE Design Automation Conf., Las Vegas, 1985, pp. 204-211.
17. R. Lisanke, F. Brglez, A.J. DeGeus, D. Gregory, Testability driven random test-pattern generation, IEEE Trans. CAD, CAD-6 (6) (1987) 660-669.
18. B. Krishnamurthy, Hierarchical test generation: can AI help?, Proc. IEEE Int. Test Conf., Washington, DC, 1987, pp. 694-700.
19. M. Bershteyn, Calculation of multiple sets of weights for weighted random testing, Proc. IEEE Int. Test Conf., Washington, DC, 1993, pp. 1031-1040.
20. R. Krieger, B. Becker, R. Sinkovic, A BDD-based algorithm for computation of exact fault detection probabilities, Proc. 23rd Int. Symp. on Fault-Tolerant Computing, 1993, pp. 186-195.
21. J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger, O.P. Forlenza, A method for generating weighted random test patterns, IBM J. Res. Develop. 33 (2) (1989) 149-161.
22. R. Kapur, S. Patil, T.J. Snethen, T.W. Williams, Design of an efficient weighted random pattern generation system, Proc. IEEE Int. Test Conf., 1994, pp. 491-500.
23. F. Muradali, V.K. Agarwal, B. Nadeau-Dostie, A new procedure for weighted random built-in self-test, Proc. IEEE Int. Test Conf., 1990, pp. 660-669.
24. S. Pateras, J. Rajski, Cube-contained random patterns and their application to the complete testing of synthesized multi-level circuits, Proc. IEEE Int. Test Conf., 1991, pp. 473-482.
25. I. Pomeranz, S.M. Reddy, 3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits, IEEE Trans. Comput. Aided Des. 12 (7) (1993) 1050-1058.
26. A. Krasniewski, S. Pilarski, Circular self-test path: a low cost BIST technique of VLSI circuits, IEEE Trans. Comput. Aided Des. 11 (1) (1989) 46-55.
27. L.T. Wang, E.J. McCluskey, Concurrent built-in logic block observer (CBILBO), Proc. Int. Symp. on Circuits and Systems, 1986, pp. 1054-1057.
28. A. Stroele, H.-J. Wunderlich, Configuring flip-flops to BIST registers, Proc. IEEE Int. Test Conf., Washington, DC, 1994, pp. 939-948.
29. Z. Kohavi, Switching and Finite Automata Theory, 2nd Ed., McGraw-Hill, New York, 1978.
30. P. Ashar, S. Devadas, A.R. Newton, Sequential Logic Synthesis, Kluwer Academic Publishers, Boston, 1992.
31. E.M. Sentovich et al., SIS: a system for sequential circuit synthesis, UCB Electronics Research Laboratory, No. UCB/ERL M92/40 Memorandum, 1992.
32. T. Sasao (Eds.), Logic Synthesis and Optimization, Kluwer Academic Publishers, Boston, 1993.
33. B. Eschermann, H.-J. Wunderlich, Parallel self-test and the synthesis of control units, Proc. 2nd European Test Conf., Munich, 1991, pp. 73-82.
34. V.D. Agrawal, K.-T. Cheng, State assignment for testable design, Int. J. Comput. Aided Des. (1991).
35. V.D. Agrawal, R.D. (Shawn) Blanton, M. Damiani, Synthesis of self-testing finite state machines from high-level specification, Proc. IEEE Int. Test Conf., Washington, DC, 1996, pp. 757-766.
36. S.M. Reddy, D.S. Ha, A new approach to the design of testable PLAs, IEEE Trans. Comput. C-36 (1987) 201-211.
37. S. Hellebrand, H.-J. Wunderlich, Synthesis of self-testable controllers, Proc. EDAC/ETC/EuroAsic, Paris, 1994, pp. 580-585.
38. B. Eschermann, H.-J. Wunderlich, Optimized synthesis techniques for testable sequential circuits, IEEE Trans. Comput. Aided Des. 11 (3) (1992) 301-313.
39. C.C. Chuang, A.K. Gupta, The analysis of parallel BIST by the combined Markov chain (CMC) model, Proc. IEEE Int. Test Conf., Washington, DC, 1989, pp. 337-343.
40. N.A. Touba, E.J. McCluskey, Automated synthesis of random pattern testable circuits, Proc. IEEE Int. Test Conf., 1994, pp. 174-183.
41. J. Savir, W.H. McAnney, A multiple seed linear feedback shift register, IEEE Trans. Comput. 41 (2) (1992) 250-252.
42. M. Lempel, S.K. Gupta, M.A. Breuer, Test embedding with discrete logarithms, IEEE Trans. Comput. Aided Des. 14 (5) (1995) 554-566.
43. S.K. Mukund, E.J. McCluskey, T.R.N Rao, An apparatus for pseudo-deterministic testing, Proc. 13th VLSI Test Symp., Princeton, NJ, 1995, pp. 125-131.
44. S. Hellebrand, H.-J. Wunderlich, A. Hertwig, Mixed-mode BIST using embedded processors, Proc. IEEE Int. Test Conf., Washington, DC, 1996, pp. 195-204.
45. N.A. Touba, E.J. McCluskey, Altering a pseudo-random bit sequence for scan-based BIST, Proc. IEEE Int. Test Conf., Washington, DC, 1996, pp. 167-175.
46. S.B. Akers, W. Jansz, Test set embedding in built-in self-test environment, Proc. IEEE Int. Test Conf., Washington, DC, 1989, pp. 257-263.
47. M. Chatterjee, D.K. Pradhan, A novel pattern generator for near-perfect fault-coverage, Proc. 13th VLSI Test Symp., Princeton, NJ, 1995, pp. 417-425.
48. B. Koenemann, LFSR-coded test patterns for scan designs, Proc. European Test Conf., Munich, 1991, pp. 237-242.
49. H.-J. Wunderlich, G. Kiefer, Bit-flipping BIST, Proc. IEEE/ACM Int. Conf. on CAD-96, San Jose, CA, November 1996, pp. 337-343.
50. S. Hellebrand, S. Tarnick, J. Rajski, B. Courtois, Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers, Proc. IEEE Int. Test Conf., Baltimore, MD, September 1992, pp. 120-129.
51. S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, B. Courtois, Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers, IEEE Trans. Comput. 44 (2) (1995) 223-233.
52. J. Rajski, J. Tyszer, Test responses compaction in accumulators with rotate carry adders, IEEE Trans. CAD Integrated. Circuits Systems 12 (4) (1993) 531-539.
53. S. Gupta, J. Rajski, J. Tyszer, Arithmetic adaptive generators of pseudo-exhaustive test patterns, IEEE Trans. Comput. 8 (45) (1996) 939-949.
54. A.P. Stroele, Arithmetic pattern generators for built-in self-test, Proc. Int. Conf., on Computer-Aided Design, 1996, pp. 131-134.
55. A.P. Stroele, BIST pattern generators using addition and subtraction operations, J. Electron. Testing Theory Appl. JETTA-11 (1) (1997) 68-80.
56. H.-J. Wunderlich, R. Dorsch, Accumulator based deterministic BIST, Proc. IEEE Int. Test Conf., Washington, DC, October 18-23, 1998, pp. 412-421.