Low-Power CMOS Digital Design

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 4, 1992, Pages 473-484

  Chandrakasan, Anantha P ^a   Sheng, Samuel ^a   Brodersen, Robert W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTING SILICON--APPLICATIONS; SEMICONDUCTOR DEVICES, MOS--APPLICATIONS; TRANSISTORS--APPLICATIONS;

LOW-POWER CMOS DIGITAL DESIGN; OPTIMAL SUPPLY VOLTAGE; POWER DISSIPATION SOURCES; TRANSISTOR SIZING; VOLTAGE SCALING;

INTEGRATED CIRCUITS, DIGITAL;

EID: 0026853681     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.126534     Document Type: Article

References (28)

1. T. Bell, “Incredible shrinking computers,” IEEE Spectrum, pp. 37–43, May 1991.
2. Eager, “Advances in rechargeable batteries pace portable computer growth,” in Proc. Silicon Valley Personal Comput. Conf., 1991, pp. 693–697.
3. A. Chandrakasan, S. Sheng, and R. W. Brodersen, “Design considerations for a future multimedia terminal,” presented at the 1990 WINLAB Workshop (Rutgers Univ., New Brunswick, NJ), Oct. 1990.
4. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Menlo Park, CA: Addison-Wesley, 1990.
5. D. Benson et al., “Silicon multichip modules,” presented at the Hot Chips Symp. III, Santa Clara, CA, Aug. 1990.
6. G. Geschwind and R. M. Clary, “Multichip modules—An over-view,” in Expo SMT/HiDEP 1990 Tech. Proc., (San Jose, CA), 1990, pp. 319–329.
7. D. A. Patterson and C. H. Sequin, “Design considerations for singlechip computers of the future,” IEEEJ. Solid-State Circuits, vol. SC-15, no. 1, Feb. 1980; also IEEE Trans. Comput., vol. C-29, no. 2, pp. 108–116, Feb. 1980.
8. K. Yano et al., “A 3.8-ns CMOS 16 x 16 multiplier using complementary pass transistor logic,” IEEEJ. Solid-State Circuits, vol. 25, pp. 388–395, Apr. 1990.
9. H. J. M. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 468–473, Aug. 1984.
10. N. Weste and K. Eshragian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, MA: Addison-Wesley, 1988.
11. R. K. Watts, Ed., Submicron Integrated Circuits. New York: Wiley, 1989.
12. D. Green, Modern Logic Design. Reading, MA: Addison-Wesley, 1986, pp. 15–17.
13. G. Jacobs and R. W. Brodersen, “A fully asynchronous digital signal processor using self-timed circuits,” IEEE J. Solid-State Circuits, vol. 25, pp. 1526–1537, Dec. 1990.
14. D. Hodges and H. Jackson, Analysis and Design of Digital Integrated Circuits. New York: McGraw-Hill, 1988.
15. M. Shoji, CMOS Digital Circuit Technology. Englewood Cliffs, NJ: Prentice-Hall, 1988.
16. S. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
17. M. Aoki et al., “0.1um CMOS devices using low-impurity-channel transistors (LICT),,, in IEDM Tech. Dig., 1990, pp. 939–941.
18. M. Nagata, “Limitations, innovations, and challenges of circuits devices into half-micron and beyond,” in Proc. Symp. VLSI Circuits, 1991, 39–42.
19. S. C. Ellis, “Power management in notebook PC’s,” in Proc. Silicon Valley Personal Conf., 1991, 749–754.
20. K. Chu and D. Pulfrey, “A comparison of CMOS circuit techniques: Differential cascode voltage switch logic versus conventional logic,” IEEEJ. Solid-State Circuits, vol. SC-22, pp. 528–532, Aug. 1987.
21. R. W. Brodersen, Lager: A Silicon Compiler. Norwell, MA: Kluwer, to be published.
22. R. W. Brodersen etal., “LagerlV cell library documentation,” Electron. Res. Lab., Univ. Calif., Berkeley, June 23, 1988.
23. B. Davari et al., “A high performance 0.25pm CMOS technology,” in IEDM Tech. Dig., 1988, pp. 56–59.
24. M. Kakumu and M. Kinugawa, “Power-supply voltage impact on circuit performance for half and lower submicrometer CMOS LSI,” IEEE Trans. Electron Devices, vol. 37, no. 8, pp. 1902–1908, Aug. 1990.
25. D. Dahle, “Designing high performance systems to run from 3.3 V or lower sources,” in Proc. Silicon Valley Personal Comput. Conf., 1991. pp. 685–691.
26. R. Swansan and J. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 146–153, Apr. 1972.
27. D. Messerschmitt, “Breaking the recursive bottleneck,” in Performance Limits in Communication Theory and Practice, 1988, J. K. Skwirzynski, Ed., pp. 3–19.
28. M. Potkonjak and J. Rabaey, “Optimizing resource utilization using transformations,” in Proc. ICCAD, Nov. 1991, pp. 88–91.