Balanced Boolean functions

IEE Proceedings: Computers and Digital Techniques

Volumn 145, Issue 1, 1998, Pages 52-62

  Chakrabarty, K ^a   Rayes, J P ^a  

^a Boston University   (United States)

Author keywords

Boolean functions; Logic design; Logic testing; Switching theory

Indexed keywords

CRYPTOGRAPHY; DESIGN; FORMAL LOGIC; LOGIC CIRCUITS; SWITCHING THEORY; TESTING;

BALANCED BOOLEAN FUNCTIONS;

BOOLEAN FUNCTIONS;

EID: 0031704105     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19981769     Document Type: Article

References (20)

1. CHAKRABARTY, K.: 'Balanced Boolean functions: theory and applications' MS thesis, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, September 1992; Technical report CSE-TR-140-92
2. CHAKRABARTY, K., and HAYES, J.P.: 'Aliasing-free error detection (ALFRED): Digest of Papers 1993 IEEE VLSI lest symposium, 1993, pp. 260-266
3. CHAKRABARTY, K., and HAYES, J.P.: 'Balance testing and balance-testable design of logic circuits: J. Electron. Testing: Theory Appl, 1996, 8, pp. 71-86
4. CHAKRABARTY, K., and HAYES, J.P.: 'Cumulative balance testing of logic circuits: IEEE Trans. VLSI Syst., 1995, 3, pp. 7283
5. DENNING, D.E.R.: 'Cryptography and data security' (AddisonWesley, Reading, Mass., 1982)
6. HIROSE, S., and IKEDA, K.: 'Propagation characteristics of Boolean functions and their balancedness: IEICE Trans., 1995, E78-A, pp. 11-18
7. HAYES, J.P.: 'A NAND model for fault diagnosis in combinational logic networks: IEEE Trans., 1971, C-20, pp. 1491-1506
8. TZIDON, A., BERGER, I., and YOELI, M.: 'A practical approach to fault detection in combinational circuits: IEEE Trans., 1978, C-27, pp. 96S-971
9. KAUTZ, W.H.: 'State-logic relations in autonomous sequential networks: Proceedings of the 1958 Eastern Joint Computer Conference, 1958, pp. 119-127
10. ELSPAS, B.: 'Self-complementary symmetry types of Boolean functions: IRE Trans. Electron. Comput., 1960, EC-9, pp. 264266
11. CHATTERJEE, A., and ABRAHAM, J.A.: 'Test generation, design-for-testability and built-in self-test for arithmetic units based on graph labeling: J. Electron. Testing: Theory Appl.. 1991, 2, pp. 351-372
12. KUNDU, S.: 'Basis sets for synthesis of switching functions: IEEE Trans.. 1992, C-l, pp. 489193
13. CURTIS, H.A.: 'A new approach to the design of switching circuits' (Van Nostrand, Princeton, N.J., 1962)
14. MUKHOPADHYAY, A.: 'Complete sets of logic primitives' in MUKHOPADHYAY, A. (Ed.): 'Recent developments in switching theory' (Academic Press, New York, 1971), pp.1-26
15. HANSEN, M.C., and HAYES, J.P.: 'High-level test generation using physically-induced faults: Proceedings of the 1995 VLSI test symposium, 1995, pp. 20-28
16. HARARY, F., and PALMER, E.M.: 'Graphical enumeration' (Academic Press, London, 1973)
17. BERGE, C.: 'Principles of combinatorics' (Academic Press, New York, 1971)
18. MEIER, W., and STAFFELBACH, O.: 'Nonlinearity criteria for cryptographic functions' in GOOS, G., and HARTMANIS, J. (Eds.): 'Advances in cryptology-EUROCRYPT '89: (Springer Verlag, 1990), pp.549-562
19. PRENEEL, B. et al.: 'Propagation characteristics of Boolean functions' in GOOS, G., and HARTMANIS, J. (Eds.): 'Advances in cryptology-EUROCRYPT '90: (Springer Verlag, 1991), pp.161-173
20. AGRAWAL, V.D., KIME, C.R., and SALUJA, K.K.: 'A tutorial on built-in self-test (part 2): IEEE Design Test of Compitt., 1993, 10, pp. 69-77