메뉴 건너뛰기




Volumn C-27, Issue 10, 1978, Pages 968-971

A Practical Approach to Fault Detection in Combinational Networks

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC CIRCUITS, COMBINATORIAL;

EID: 0018020735     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1978.1674978     Document Type: Article
Times cited : (13)

References (7)
  • 4
    • 0015681902 scopus 로고
    • Complete test sets for logic functions
    • Nov.
    • S. M. Reddy, “Complete test sets for logic functions,” IEEE Trans. Comput., vol. C-22, pp. 1003–1005, Nov. 1973.
    • (1973) IEEE Trans. Comput. , vol.C-22 , pp. 1003-1005
    • Reddy, S.M.1
  • 5
    • 0016092622 scopus 로고
    • Minimal fault tests for combinational networks
    • Aug.
    • M. Fridrich and W. A. Davis, “Minimal fault tests for combinational networks,” IEEE Trans. Comput., vol. C-23, pp. 908–910, Aug. 1974.
    • (1974) IEEE Trans. Comput. , vol.C-23 , pp. 908-910
    • Fridrich, M.1    Davis, W.A.2
  • 6
    • 0015673560 scopus 로고
    • Fault detection in fan out-free combinational networks
    • Oct.
    • L. Berger and Z. Kohavi, “Fault detection in fan out-free combinational networks,” IEEE Trans. Comput., vol. C-22, pp. 903–905, Oct. 1973.
    • (1973) IEEE Trans. Comput. , vol.C-22 , pp. 903-905
    • Berger, L.1    Kohavi, Z.2
  • 7
    • 0015161219 scopus 로고
    • An efficient algorithm for generating complete test sets for combinational logic circuits
    • Nov.
    • S. S. Yau and Y. S. Tang, “An efficient algorithm for generating complete test sets for combinational logic circuits,” IEEE Trans. Comput., vol. C-20, pp. 1245–1251, Nov. 1971.
    • (1971) IEEE Trans. Comput. , vol.C-20 , pp. 1245-1251
    • Yau, S.S.1    Tang, Y.S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.