CMOS analogue neurone circuit with programmable activation functions utilising MOS transistors with optimised process/device parameters

IEE Proceedings: Circuits, Devices and Systems

Volumn 144, Issue 6, 1997, Pages 318-322

  Ai Ruwaihi, K M ^a  

^a UNIVERSITY OF BAHRAIN   (Bahrain)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FUNCTIONS; LEARNING SYSTEMS; MOSFET DEVICES; OPTIMIZATION;

FEEDBACK NEURAL NETWORKS; PROGRAMMABLE ACTIVATION FUNCTIONS; SOFTWARE PACKAGE SPICE3;

FEEDFORWARD NEURAL NETWORKS;

EID: 0031335236     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19971401     Document Type: Article

References (19)

1. GRAF, H.P., and JACKEL, L.D.: 'Analog electronic neural network circuits', IEEE Circuits Devices Mag., July 1989, pp. 44-49
2. FOO, S.Y., ANDERSON, L.R., and TAKEFUJI, Y.: 'Analog components for the VLSI of neural networks', IEEE Circuits Devices Mag., July 1990, pp. 18-26
3. GOWDA, S.M., SHEU, B.J., CHOI, J., HWANG, C, and CABLE, J.S.: 'Design and characterization of analog VLSI neural network modules', IEEE J. Solid-State Circuits, 1993, 28, pp. 302-313 .
4. LEE, B.W., and SHEU, B.J.: 'General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons', IEEEJ. Solid-State Circuits, 1992, 27, pp. 1299-1303
5. AL-RUWAIHI, K.M., and NORAS, J.M.: 'A programmable CMOS current comparator circuit for analogue VLSI neural networks utilising identical small-dimension MOS transistors', Int. J. Electron., 1995, 78, pp. 347-358
6. HOLLIS, P.W., and PAULOS, J.J.: 'Artificial neural networks using MOS analog multipliers', IEEE J. Solid-State Circuits, 1990, 25, pp. 849-855
7. COGGINS, R., JABRI, M., FLOWER, B., and PICKARD, S.: 'A low-power network for on-line diagnosis of heart patients', IEEE Micro, June 1995, pp. 18-25
8. MAHER, M.C., DEWEERTH, S.P., MAHOWALD, M.A., and MEAD, C.A.: 'Implementing neural architectures using analog VLSI circuits', IEEE Trans., 1989, CAS-36, pp. 643-652
9. HARRER, H., NOSSEK, J.A., and STELZL, R.: 'An analog implementation of discrete-time cellular neural networks', IEEE Trans., 1992, NN-3, pp. 466-476
10. VITTOZ, W.A.: 'Analog VLSI implementation of neural networks'. Proceedings of IEEE international symposium on Circuits and systems, New Orleans, 1990, Vol. 4, pp. 2524-2527
11. ANNEMA, A.J.: 'Hardware realisation of a neural transfer function and its derivative', Electron. Lett., 1994, 30, pp. 576-577
12. AL-RITWAIHI, K.M., and NORAS, J.M.: 'A novel linear resistor utilising MOS transistors with identical sizes and one controlling voltage', Int. J. Electron., 1994, 76, pp. 1083-1098
13. SODINI, C.G., KO, P.K., and MOLL, J.L.: 'The effect of high field on MOS device and circuit performance devices', IEEE Trans., 1984, EI>-31, pp. 1386-1393
14. ALLEN, P.E., and HOLBERG, D.R.: 'CMOS analog circuit design' (Saunders College Publisher, Florida, 1987)
15. GEIGER, R.L., ALLEN, P.E., and STRADER, N.R.: 'VLSI design techniques for analog and digital circuits' (McGraw-Hill, New York, 1990)
16. TROUTMAN, R.R.: 'VLSI limitations from drain-induced barrier lowering effect', IEEE Trans., 1979, ED-26, pp. 461168
17. SZE, S.M.: 'Physics of semiconductor devices' (Wiley, New York, 1981)
18. LIU, Z., HU, C, HUANG, J.H., CHAN, T., JENG, M., KO, P.K., and CHENG, Y.C.: Threshold voltage model for deep-submicrometer MOSFET's', IEEE Trans., 1993, ED-, pp. 86-95 (See also Iniguez, B., IEEE Trans., 1995, EDt2, p. 1712)
19. SHEU, B.J., SCHARFETTER, D.L., KO, P.K., and JENG, M.C.: 'BSIM: Berkeley short-channel IGFET model for MOS transistors', IEEE J. Solid-State Circuits, 1987, SC-22, pp. 558-566