An Analog Implementation of Discrete-Time Cellular Neural Networks

IEEE Transactions on Neural Networks

Volumn 3, Issue 3, 1992, Pages 466-476

  Stelzl, Rudolf ^b   Nossek, Josef A ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS - COMPUTER AIDED DESIGN;

ANALOG INTEGRATED CIRCUITS; CELLULAR NEURAL NETWORKS; DISCRETE TIME CELLULAR NEURAL NETWORKS; NEURAL NETWORK HARDWARE;

NEURAL NETWORKS;

EID: 0026866737     PISSN: 10459227     EISSN: 19410093     Source Type: Journal    
DOI: 10.1109/72.129419     Document Type: Article

References (13)

1. H. Harrer and J.A. Nossek, “Discrete-time cellular neural networks,” Int. J. Circuit Theory Appl., to be
2. L. O. Chua and L. Yang, “Cellular neural networks: Theory,” IEEE Trans. Circuits Syst., vol. 35, pp. 1257–1272, 1988.
3. J.A. Nossek, G. Seiler, T. Roska, and L.O. Chua, “Cellular neural networks: Theory and circuit design,” Int. J. Circuit Theory Appl., to be published.
4. H. Harrer, J.A. Nossek, and F. Zou, “A learning algorithm for time-discrete cellular neural networks,” Proc. Int. Joint Conf. Neural Networks, IJCNN 91 (Singapore), Nov. 1991, pp. 717–722.
5. T. Roska et al., “A hardware accelerator board for cellular neural networks: CNN-HAC,” in Proc. First IEEE Int. Workshop Cellular Neural Networks Appl., CNNA-90 (Budapest), 1990, pp. 160–168.
6. N. Friihauf and E. Liider, “Realization of CNNs by optical parallel processing with spatial light valves,” Proc. First IEEE Int. Workshop Cellular Neural Networks Appl., CNNA-90 (Budapest), 1990, 281-290.
7. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 125–140, 1986.
8. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
9. E. Vittoz, “Analog VLSI implementation of neural networks,” J. D’Electronique, pp. 224–250, 1989 (Lausanne).
10. H. Harrer, J.A. Nossek, G. Seiler, and R. Stelzl, “An analog CMOS compatible convolution circuit for analog neural networks,” in Proc. Micro Neuro-91 (Munich), Oct. 1991, pp. 231–241.
11. K. Halonen, V. Porra, T. Roska, and L. Chua, “VLSI implementation of a reconfigurable cellular neural network containing local logic (CNNL),” in Proc. First IEEE Int. Workshop Cellular Neural Networks Appl., CNNA-90 (Budapest), 1990, pp. 206–215.
12. J. E. Varrientos, J. Ramirez-Angulo, and E. Sanchez-Sinencio, “Cellular neural network implementations: A current mode approach,” in Proc. First IEEE Int. Workshop Cellular Neural Networks Appl, CNNA-90 (Budapest), 1990, pp. 216–225.
13. K. Slot, “Determination of cellular neural networks parameters for feature detection of two-dimensional images,” in Proc. First IEEE Int. Workshop Cellular Neural Networks Appl., CNNA-90 (Budapest), 1990, pp. 82–91.