General-Purpose Neural Chips with Electrically Programmable Synapses and Gain-Adjustable Neurons

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 9, 1992, Pages 1299-1302

  Lee, Bang W ^a   Sheu, Bing J ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER CIRCUITS; DATA STORAGE EQUIPMENT; INTEGRATED CIRCUITS;

ELECTRICALLY PROGRAMMABLE SYNAPSES; GAIN ADJUSTABLE NEURONS; NEURAL CHIPS;

NEURAL NETWORKS;

EID: 0026925756     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.149421     Document Type: Article

References (11)

1. R. H. Nielsen, “Neural-computing: Picking the human brain.” IEEE Spectrum, vol. 25, no. 3, pp. 36–41, Mar. 1988.
2. P. Treleaven, M. Pacheco, and M. Vellasco, “VLSI architectures for neural networks,” IEEE Micro Mag., vol. 9, no. 6, pp. 8–27, Dec. 1989.
3. B. W. Lee and B. J. Sheu, “Hardware annealing in electronic neural networks,” IEEE Trans. Circuits Syst., vol. 38, no. 1, pp. 134–137, Jan. 1991.
4. D. E. Rumelhart and J. L. McClelland, Parallel Distributed Processing, vol. 1, Foundations. Cambridge, MA: M.I.T. Press, 1987, ch. 7.
5. C. F. Neugebauer, A. Agranat, and A. Yariv, “Optically configured phototransistor neural networks,” in Proc. IEEE/INNS Int. Joint Conf. Neural Networks, vol. 2 (Washington, DC), Jan. 1990, pp. 64–67.
6. K. Goser, U. Hilleringmann, U. Rueckert, and K. Schumacher, “VLSI technologies for artificial neural networks,” IEEE Micro Mag., vol. 9, no. 6, pp. 28–44, Dec. 1989.
7. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrically trainable artificial neural network (ETANN) with 10240 ' ‘float gate’ synapses,” in Proc. IEEE/INNS Int. Joint Conf. Neural Networks, vol. 2 (Washington, DC), June 1989, pp. 191–196.
8. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, “A reconfigurable VLSI neural network,” IEEE J. Solid-State Circuits, vol. 27, no. 1, pp. 67–81, Jan. 1992.
9. B. W. Lee and B. J. Sheu, “Design of a neural-based A/D converter using modified Hopfield network,” IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 1129–1135, Aug. 1989.
10. B. Johnson, T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli, “SPICE3 version 3E1 users guide,” EECS Dept., Univ. of California, Berkeley, Apr. 1991.
11. B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M.-C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,” IEEE J. Solid-State Circuits, vol. SC-23, no. 4, pp. 458–466, Aug. 1987.