Hardware realisation of a neuron transfer function and its derivative

Electronics Letters

Volumn 30, Issue 7, 1994, Pages 576-577

  Annema, A J ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Neural networks

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SIMULATION; DIFFERENTIATION (CALCULUS); FUNCTION EVALUATION; INVERSE PROBLEMS; MICROPROCESSOR CHIPS; TRANSFER FUNCTIONS; VECTORS;

FEEDFORWARD NEURAL NETWORKS; NEURON TRANSFER FUNCTION; NONLINEAR SIGMOID LIKE FUNCTIONS;

NEURAL NETWORKS;

EID: 0028397226     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19940375     Document Type: Article

References (8)

1. RUMELHART, D.E., HINTON, G.E., and WILLIAMS, R.J.: ‘Learning internal representations by error propagation’, in rumelhart, d.e,, and MCCLELLAND, J.L, (Eds.) ‘Parallel distributed processing, Vol. 1 (Cambridge MA.: MIT Press, 1986), Chap. 8
2. WANG, Y.: ‘A modular analog CMOS LSI for feedforward neural networks with on-chip BEP learning’, Proc, IEEE ISCAS 1993, Chicago, pp, 2744–2747
3. SHIMA, T., KIMURA, T., KAMATANI, Y., ITAKURA, T., FUJITA, Y., and IIDA, T.: ‘Neuro chips with on-chip back-propagation and/or Hebbian learning’, IEEE J. Solid-State Circuits, 1992, pp. 1868–1875
4. BOGASON, G.: ‘Generation of a neuron transfer function and its derivatives’. Electron. Lett., 1993, 29, pp. 1867–1869
5. VALLE, M., CAVIGLIA, D.D., and BISIO, G.M.: ‘An experimental analog VLSI neural chip with on-chip back-propagation learning’. Proc. ESSIRC 1992, Copenhagen, pp. 203–206
6. FOG, S.Y., ANDERSON, L.R., and TAKEFULI, Y.: ‘Analog componenets for the VLSI of neural networks’, IEEE Circuits and Devices, 1990, pp, 18–26
7. PHAM, O.K., IKEGAMI, M., TANAKA, M., and SHONO, K.: ‘CMOS digital retina chip with multi-bit neurons for image coding’, Proc. IEEE ISCAS 1993, Chicago, pp. 2752–2755
8. MASA, P., HOEN, K., and WALLINGA, H.: ‘20 million petterns per second analog CMOS neural networks pattern classifier’, Proc, ECCTD 1993, Davos, pp, 497–502