Communication-sensitive loop scheduling for DSP applications

IEEE Transactions on Signal Processing

Volumn 45, Issue 5, 1997, Pages 1309-1322

  Tongsima, Sissades ^a   Sha, Edwin H M ^b   Passos, Nelson L ^a  

^a University of Notre Dame   (United States)

^b MIDWESTERN STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; ITERATIVE METHODS; PARALLEL PROCESSING SYSTEMS; RESOURCE ALLOCATION;

COMMUNICATION SENSITIVE LOOP SCHEDULING; DATA FLOW GRAPHS;

DIGITAL SIGNAL PROCESSING;

EID: 0031147078     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.575702     Document Type: Article

References (47)

1. A. Aiken and A. Nicolau, "Optimal loop parallelization," in Proc. ACM SIGPLAN Conf. Programming Languages Des. Implement., June 1988, pp. 308-317.
2. S. Banerjee et al, "Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems," IEEE Trans. Signal Processing, vol. 43, pp. 1468-1484, June 1995.
3. U. Banerjee, "Unimodular transformations of double loops," in Proc. Workshop Advances Languages Compilers Parallel Processing, Aug. 1990, pp. 192-219.
4. G. Bilsen et al, "Static scheduling of multi-rate and cyclo-static DSP-applications," in VLSI Signal Processing VII, J. Rabaey et al., Eds. New York: IEEE, 1994, pp. 137-146.
5. P. Brucker, Scheduling Algorithms. Berlin, New York: Springer-Verlag, 1995.
6. R. Camposano, "Path-based scheduling for synthesis," IEEE Trans. Comput.-Aided Design, vol. 10, pp. 85-93, 1991.
7. L. Chao, "Scheduling and behavioral transformations for parallel systems," Ph.D. dissertation, Princeton Univ., Princeton, NJ, Oct. 1993.
8. L. Chao, A. LaPaugh, and E. Sha, "Rotation scheduling: A loop pipelining algorithm," in Proc. 30th Des. Automat. Conf., Dallas, TX, June 1993, pp. 566-572.
9. L.-F. Chao and E.H.-M. Sha, "Rate-optimal scheduling for cyclo-static and periodic schedules," in Proc. Int. Conf. Acoust., Speech, Signal Processing, 1995, vol. 5, pp. 3231-3234.
10. _, "Static scheduling for synthesis of DSP algorithms on various models," J. VLSI Signal Processing, vol. 10, pp. 207-223, 1995.
11. E. Coffman, Computer and Job-Shop Scheduling Theory. New York: Wiley, 1976.
12. S.M.H. de Groot, S. H. Gérez, and O. E. Herrmann, "Range-chartguided iterative data-flow graph scheduling," IEEE Trans. Circuits Syst., vol. 39, pp. 351-364, May 1992.
13. J.-M. Delosme, "Parallel implementations of the SVD using implicit cordic arithmetic," in SVD and Signal Processing, II, Algorithms, Analysis and Applications, R. Vaccaro, Ed. New York: Else vier, 1991, pp. 33-56.
14. E.F. Deprettere, G.H. Hekstra, L.-S. Sheng, J. Bu, and G. Boersma, "A parallel system for photo realistic artificial scene rendering," in VLSI Signal Processing VII, J. Rabaey et al., Eds. New York: IEEE, pp. 425-438.
15. A. Fettweis and G. Nitsche, "Numerical integration of partial differential equations using principles of multidimensional wave digital filters," J. VLSI Signal Processing, vol. 3, pp. 7-24, 1991.
16. M.E. Frerking, Digital Signal Processing in Communication Systems. New York: Van Nostrand Reinhold, 1994.
17. J. Fridman and E.S. Manolakos, "Distributed memory and control VLSI architectures for the 1-D discrete wavelet transform," in VLSI Signal Processing VII, J. Rabaey et ai, Eds. New York: IEEE, pp. 388-397.
18. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of'NF'-Completeness. New York: W. H. Freeman, 1979.
19. P.R. Gelabert and T.P. Barnwell, III, "Optimal automatic periodic multiprocessor scheduler for fully specified flow graphs," IEEE Trans. Signal Processing, vol. 41, pp. 858-888, Feb. 1993.
20. P.D. Hoang and J.M. Rabaey, "Scheduling of DSP programs onto multiprocessors for maximum throughput," IEEE Trans. Signal Processing, vol. 41, June 1993.
21. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability. New York: McGraw-Hill, 1993.
22. R.A. Kamin, G.B. Adams, and P. K. Dubey, "Dynamic list-scheduling with finite resources," in Proc. 1994 Int. Conf. Comput. Des., Cambridge, MA, Oct. 1994, pp. 140-144.
23. H. Kasahara and S. Narita, "Practical multiprocessor scheduling algorithms for efficient parallel processing," IEEE Trans. Comput., vol. C-33, Nov. 1984.
24. A.A. Khan, C.L. McCreary, and M. S. Jones, "A comparison of multiprocessor scheduling heuristics," in Proc. 1994 Int. Conf. Parallel Processing, 1994, vol. II, pp. 243-250.
25. J. Kneip, K. Ronner, and P. Pirch, "A data path array with shared memory as core of a high performance DSP," in Proc. 1994 Int. Conf. Application Specific Array Processors, 1994, pp. 271-282.
26. P.M. Kogge, "EXECUBE-a new architecture for scalable MPPs," in Proc. 1994 Int. Conf. Parallel Processing, Aug. 1994, vol. I, pp. 77-84.
27. P.M. Kogge et al., "Combined DRAM and logic chip for massively parallel systems," in Proc. 16th Conf. Advance Res. VLSI, 1995.
28. K. Konstantinides and R.T. Kaneshiro, "Task allocation and scheduling models for multiprocessor digital signal processing," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 2151-2161, Dec 1990.
29. C.S.R. Krishnan, D. A. L. Piriyakumar, and C. S. R. Murthy, A note on "Task allocation and scheduling models for multiprocessor digital signal processing," IEEE Trans. Signal Processing, vol. 43, pp. 802-805, Mar. 1995.
30. M. Lam, "Software pipelining," in Proc. ACM SIGPLAN'88 Conf. Programming Language Des. Implementation, Atlanta, GA, June 1988, pp. 318-328.
31. C.E. Leiserson and J.B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
32. W. Li and K. Pingali, "A singular loop transformation framework based on nonsingular matrices," Tech. Rep. TR 92-1294, Cornell Univ., Ithaca, NY, July 1992.
33. A. Munshi and B. Simons, "Scheduling sequential," SIAM J. Comput., vol. 19, pp. 728-741, Aug. 1990.
34. L.M. Ni and P. McKinley, "A survey of worm-hole routing techniques in direct networks," IEEE Comput., vol. 26, pp. 62-76, Feb. 1993.
35. C. Papadimitrou and J. Ullman, "A communication time tradeoff," SIAM J. Comput., vol. 4, pp. 639-646, Aug. 1976.
36. K.K. Parhi and D.G. Messerschmitt, "Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding," in Trans. Comput., vol. 40, pp. 178-195, Feb. 1991.
37. N.L. Passos, E. Sha, and S.C. Bass, "Loop pipelining for scheduling multi-dimensional systems via rotation," in Proc. 31st Des. Automat. Conf., June 1994, pp. 485-490.
38. B.R. Rau, "Iterative modulo scheduling: An algorithm for software pipelining loops," in Proc 27th Ann. Int. Symp. Microarchitecture, San Jose, CA, Nov. 1994, pp. 63-74.
39. D.A. Schwartz and T.P. Barnwell, III, "Cyclo-static multiprocessor scheduling for the optimal implementation of shift invariant flow graphs," in Proc. Int. Conf. Acoust., Speech, Signal Processing, 1985, vol. 3, pp. 1384-1387.
40. _, "Cyclo-static solution: Optimal multiprocessor realizations of recursive algorithms," in VLSI Signal Processing II, S.Y. Kung, R. Owen, and J. Nas, Eds. New York: IEEE, 1986.
41. S. Shukla and B. Little, "A compile-time technique for controlling real-time execution of task-level data-flow graphs," in Proc. 1992 IEEE Int. Conf. Parallel Processing, 1992, vol. II.
42. B. Su, S. Ding, and J. Xia, "URPR-an extension of URCR for software pipelining," in Proc. 19th Ann. Workshop Microprogramming, Oct. 1986, pp. 104-108.
43. R. Thakur and A. Choudhary, "All-to-all communication on meshes with wormhole routing," in Proc. 8th Int. Parallel Processing Symp., Apr. 1994, pp. 561-565.
44. S. Tongsima, "Communication sensitive scheduling for parallel systems," Master's thesis, Univ. Notre Dame, Notre Dame, IN, Apr. 1995.
45. C.-Y. Wang and K.K. Parhi, "High level DSP synthesis using the MARS design system," in Proc. 1992 Int. Symp. Circuits Syst., vol. 1, pp. 164-167.
46. M.E. Wolfe and M.S. Lam, "A loop transformation theory and an algorithm to maximize parallelism," IEEE Trans. Parallel Distrib. Syst., vol. 2, pp. 452-471, Oct. 1991.
47. V. Zivojnovic, H. Koerner, and H. Meyr, "Multiprocessor scheduling with a priori node assignment," in VLSI Signal Processing VII, J. Rabaey etal, Eds. New York: IEEE, 1994, pp. 147-156.