Optimal Automatic Periodic Multiprocessor Scheduler for Fully Specified Flow Graphs

IEEE Transactions on Signal Processing

Volumn 41, Issue 2, 1993, Pages 858-888

  Gelabert, Pedro R ^a   Barnwell, Thomas P ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; DIGITAL FILTERS; GRAPH THEORY; MULTIPROCESSING SYSTEMS; OPTIMIZATION; SCHEDULING;

AUTOMATIC MULTIPROCESSING SCHEDULER; FULLY SPECIFIED FLOW GRAPHS; INTERPROCESSOR COMMUNICATIONS;

DIGITAL SIGNAL PROCESSING;

EID: 0027544375     PISSN: 1053587X     EISSN: 19410476     Source Type: Journal    
DOI: 10.1109/78.193223     Document Type: Article

References (36)

1. T. P. Barnwell, III. and C. J. M. Hodges, “Optimal implementation of signal flow graphs on synchronous multiprocessors,” in Proc. IEEE 1982 Int. Conf. Parallel Processing. Aug. 1982. pp. 90-95.
2. T. P. Barnwell, III. C. J. M. Hodges, and M. Randolf, “Optimum implementation of single time index signal flow graphs on synchronous multiprocessors machines,” in Proc. IEEE 1982 Int. Conf. Acoust., Speech, Signal Processing, May 1982, pp. 679-682.
3. T. P. Barnwell, and D. A. Schwartz, “Optimal implementation of flow graphs on synchronous multiprocessors,” in Proc. IEEE 1983 Asilomar Conf. Circuits and Systems, Nov. 1983, pp. 188-193.
4. J. P. Brafman, J. Szczupak, and S. K. Mitra, “An approach to the implementation of digital filters using microprocessors,” IEEE Trans. Acoust., Speech, and Signal Processing, vol. ASSP-26, no. 5, pp. 442-446, Oct. 1978.
5. R. E. Crochiere and A. V. Oppenheim, “Analysis of linear digital networks,” Proc. IEEE, vol. 63, pp. 581-595 Apr. 1975.
6. M. J. Flynn, “Very high-speed computing systems,” Proc. IEEE, vol. 54, pp. 1901-1909, 1966.
7. H. R. Forren, “Multiprocessor design methodology for real-time DSP systems represented by shift-invariant flow graphs,” Ph. D. dissertation. Georgia Inst. Tech., 1988.
8. M. R. Garey and D. S. Johnson, “A guide to the theory of NP-completeness,” in Computers and Intractability. New York: W. H. Freeman & Co., 1979.
9. M. J. Gonzalez, Jr., “Deterministic processor scheduling,” Computing Surveys, vol. 9, no. 3, pp. 173-204, Sept. 1987.
10. K. Hwang, S. P. Su, and L. M. Ni, “Vector computer architecture and processing techniques,” Advances in Computers, vol. 20, pp. 115-197, 1981.
11. D. B. Johnson, “Finding all the elementary circuits of a directed graph,” SIAM J. Computing, vol. 4, no. 1, pp. 77-84, March 1975.
12. B. M. Kim and T. P. Barnwell, III. “Resource allocation and code generation for pointer based pipelined DSP multiprocessors,” in Proc. 1990 IEEE Int. Sym. Circuits Sys., vol. 4, pp. 2685-2688, May 1990.
13. H. T. Kung, “Why systolic architecture?,” Computer, vol. 15, pp. 37-46, Jan. 1982.
14. S. Y. Kung, “On supercomputing with systolic wavefront array processors,” Proc. IEEE, vol. 72, no. 7, pp. 867-884, July 1984.
15. S. Y. Kung, VLSI Array Processors. 1988, pp. 110-294.
16. E. A. Lee and S. Ha, “Scheduling strategies for multiprocessor realtime DSP,” in IEEE Global Telecommunications Conf. Exhibition, vol. 2, Nov. 1989, pp. 1279-1283.
17. S. H. Lee, “A unified approach to optimal multiprocessor implementations from non-parallel algorithm specifications,” Ph. D. dissertation. Georgia Institute of Technology, 1986.
18. S. H. Lee, C. J. M. Hodges, and T. P. Barnwell, III. “An SSIMD compiler for the implementation of linear shift-invariant flow graphs,” Proc. IEEE 1985 Int. Conf. Acoust., Speech Signal Processing, vol. 4, Mar. 1985, pp. 1664-1667.
19. C. E. Leiserson, Area-Efficient VLSI Computation. Cambridge, MA: MIT Press, 1982.
20. — “Systolic and semisystolic design,” in Proc. IEEE Int. Conf. Computer Design: VLSI in Computers, 1983, pp. 627-632.
21. C. E. Leiserson, F. M. Rose and T. B. Saxe, “Optimizing synchronous circuitry by retiming,” in Proc. 3rd Cal. Tech. Conf Large Scale Integration, 1983, pp. 87-116.
22. C. E. Leiserson and J. B. Saxe, “Optimizing synchronous systems,” in Twenty-Second Annual Symp. Found, of Computer Sci., Oct. 1981, pp. 23-36.
23. J. K. Lenstra and A. H. G. Rinnooy Kan, “Complexity of scheduling under precedence constraints,” Operations Res., vol. 26, no. 1, pp. 22-35, Jan. 1978.
24. S. J. Mason, “Feedback theory-some properties of signal flow graphs,” Proc. IRE, vol. 41, Sept. 1953, pp. 1144-1156.
25. S. J. A. McGrath, T. P. Barnwell, III. and D. A. Schwartz, “A WE-DSP32 based, low-cost high-performance, synchronous multiprocessor for cyclo-static implementations,” in 1987 Int. Conf. Acoust., Speech, and Signal Processing, Apr. 1987.
26. S. J. A. McGrath, C. P. Hong, and T. P. Barnwell, III. “Systolic array processors,” in Proc. Int. Conf. Systolic Arrays, May 1989, pp. 641-652.
27. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing, Prentice-Hall, 1975.
28. K. K. Parhi and D. G. Messerschmitt, “Rate-optimal fully-static multiprocessor scheduling of data-flow signal processing programs,” in Proc. 1989 IEEE Int. Symp. Circuits Sys., vol. 3, 1989, pp. 1923-1928.
29. M. Renfors and Y. Neuvo, “The maximum sampling rate of digital filters under hardware speed constraints,” IEEE Trans. Circuits Syst., vol. CAS-28, no. 3, 1981, pp. 196-202.
30. D. A. Schwartz, “Synchronous multiprocessor realizations of shift-invariant flow graphs,” Ph. D. dissertation, Georgia Institute of Technology, 1985.
31. D. A. Schwartz and T. P. Barnwell, III. “A graph theoretic technique for the generation of systolic implementation for shift-invariant flow graphs,” in Proc. IEEE 1984 Int. Conf. Acoust., Speech, and Signal Processing, Mar. 1984, pp. 1384-1387.
32. μm; “Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphs,” in Proc. IEEE 1985 Int. Conf. Acoust., Speech, Signal Processing, vol. 3, pp. 1384-1387, 1985.
33. C. Seitz, Introduction to VLSI Systems. Mead and Conway, 1980.
34. R. Tarjan, “Depth-first search and linear graph algorithms,” SIAM J. Computing, vol. 1, no. 2, June 1972, pp. 146-160.
35. B. Widrow and M. E. Hoff, “Adaptive switching circuits,” in WES-CON Conv. Rec, vol. 4, 1960, pp. 96-140.
36. J. Zeman and G. S. Moschytz., “Systematic design and programming of signal processors, using project management techniques,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-31, no. 6, pp. 1536-1549, Dec. 1983.