-
1
-
-
0026403124
-
-
700 V in thin SOI devices," Proc. ISPSD, pp. 31-35, 1991.
-
S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, "Realization of high breakdown voltage (>700 V) in thin SOI devices," Proc. ISPSD, pp. 31-35, 1991.
-
"');">E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, "Realization of High Breakdown Voltage >
-
-
Merchant, S.1
-
3
-
-
0028695006
-
-
359-364, 1994.
-
R. Sunkavalli, B. J. Baliga, and Y. S. Huang, "High temperature performance of dielectrically isolated LDMOSFET : Characterization, simulation and analysis," Proc. ISPSD, pp. 359-364, 1994.
-
B. J. Baliga, and Y. S. Huang, "High Temperature Performance of Dielectrically Isolated LDMOSFET : Characterization, Simulation and Analysis," Proc. ISPSD, Pp.
-
-
Sunkavalli, R.1
-
4
-
-
0027271175
-
-
248-253, 1993.
-
I. Omura, N. Yasuhara, A. Nakagawa, and Y. Suzuki, "Numerical analysis of SOI IGBT switching characteristics-Switching speed enhancement by reducing the SOI thickness," Proc. ISPSD, pp. 248-253, 1993.
-
N. Yasuhara, A. Nakagawa, and Y. Suzuki, "Numerical Analysis of SOI IGBT Switching Characteristics-Switching Speed Enhancement by Reducing the SOI Thickness," Proc. ISPSD, Pp.
-
-
Omura, I.1
-
5
-
-
0028513014
-
-
77-C, pp. 1464-1471, 1994.
-
H. Sumida and A. Hirabayashi, "The substrate bias effect on the static and dynamic characteristics of the lateral IGBT on the thin SOI film," IEICE Trans. Electron. , vol. E77-C, pp. 1464-1471, 1994.
-
"The Substrate Bias Effect on the Static and Dynamic Characteristics of the Lateral IGBT on the Thin SOI Film," IEICE Trans. Electron. , Vol. E
-
-
Sumida, H.1
Hirabayashi, A.2
-
7
-
-
0025531213
-
-
500 V output device structures for thin silicon layer on silicon dioxide film," Proc. ISPSD, pp. 97-101, 1990.
-
A. Nakagawa, N. Yasuhara, and Y. Baba, "New 500 V output device structures for thin silicon layer on silicon dioxide film," Proc. ISPSD, pp. 97-101, 1990.
-
N. Yasuhara, and Y. Baba, "New
-
-
Nakagawa, A.1
-
8
-
-
0026188097
-
-
38, pp. 1650-1654, 1991.
-
A. Nakagawa, N. Yasuhara, and Y. Baba, "Breakdown voltage enhancement for devices on thin silicon layer/ silicon dioxide film," IEEE Trans. Electron Devices, vol. 38, pp. 1650-1654, 1991.
-
N. Yasuhara, and Y. Baba, "Breakdown Voltage Enhancement for Devices on Thin Silicon Layer/ Silicon Dioxide Film," IEEE Trans. Electron Devices, Vol.
-
-
Nakagawa, A.1
-
9
-
-
0027813433
-
-
200°C high-temperature and high-speed operation of 440 V lateral IGBTs on 1. 5 μm thick SOI," 1993 IEEE IEDM Tech. Dig. , pp. 687-690.
-
A. Nakagawa, Y. Yamaguchi, T. Matsudai, and N. Yasuhara, "200°C high-temperature and high-speed operation of 440 V lateral IGBTs on 1. 5 μm thick SOI," 1993 IEEE IEDM Tech. Dig. , pp. 687-690.
-
Y. Yamaguchi, T. Matsudai, and N. Yasuhara, "
-
-
Nakagawa, A.1
-
10
-
-
0029196618
-
-
34, pp. 85-86, 1995.
-
H. Sumida and A. Hirabayashi, "Measurement of the breakdown voltage of the lateral insulated gate bipolar transistor on the silicon-on-insulator film with varying implantation doses for the n-bufier layer," Jpn. J. Appl. Phys. , vol. 34, pp. 85-86, 1995.
-
"Measurement of the Breakdown Voltage of the Lateral Insulated Gate Bipolar Transistor on the Silicon-on-insulator Film with Varying Implantation Doses for the N-bufier Layer," Jpn. J. Appl. Phys. , Vol.
-
-
Sumida, H.1
Hirabayashi, A.2
-
11
-
-
0026103089
-
-
38, pp. 303-309, 1991.
-
N. Iwamuro, A. Okamoto, S. Tagami, and H. Motoyama, "Numerical analysis of short-circuit safe operating area for p-channel and n-channel IGBT's," IEEE Trans. Electron Devices, vol. 38, pp. 303-309, 1991.
-
A. Okamoto, S. Tagami, and H. Motoyama, "Numerical Analysis of Short-circuit Safe Operating Area for P-channel and N-channel IGBT's," IEEE Trans. Electron Devices, Vol.
-
-
Iwamuro, N.1
|