Advances in Bipolar VLSI

Proceedings of the IEEE

Volumn 78, Issue 11, 1990, Pages 1707-1719

  Wilson, George R ^a  

^a Bipolar Integrated Technology Inc ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS; INTEGRATED CIRCUITS, MONOLITHIC; MICROELECTRONICS--RESEARCH; SEMICONDUCTOR DEVICES, BIPOLAR; TRANSISTORS, BIPOLAR;

BICMOS TECHNOLOGY; BIPOLAR VLSI; VLSI TECHNOLOGY;

INTEGRATED CIRCUITS, VLSI;

EID: 0025521549     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.63299     Document Type: Article

References (32)

1. N. Miyoshi, "A 50k-gate ECL array with substrate power supply," in 1989 ISSCC Dig. of Tech. Papers, pp. 182–183.
2. H.Satoh,"A209k-transistorECLgatearraywith RAM,"in 7989 ISSCC Dig. of Tech. Papers, pp. 184–185.
3. P. Cray and R. Meyer, Analysis and Design of Analog Integrated Circuits. New York, NY: Wiley, 1977, p. 383.
4. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits. New York, NY: Wiley, 1977, p. 400–402.
5. T. Hori, "LATID technology for 3.3 v operation," IEDM Tech. Dig., 1989, pp. 777–780.
6. M. Sugiyama et al., "A 40 GHz ft silicon bipolar transistor LSI technology," IEDM Tech. Dig., 1989, pp. 221–224.
7. T. Y. Chan and H. Gaw, "Performance and hot carrier reliability of deep-submicrometer CMOS," IEDM Tech. Dig., pp. 71–74.
8. A. R. Alvarez, BICMOS Technology and Applications. New York, NY: Kluwer Academic Publishers, 1989, pp. 177–179.
9. A. Williams, Designers Handbook of Integrated Circuits. New York, NY: McGraw-Hill Book Company, 1984, Ch. 9, pp. 92 to 96.
10. F. Buckley, "A bipolar 32b processing chip," in 7986 ISSCC Dig. of Tech. Papers, pp. 30–31.
11. B. Urke, "A comparison of CML and ECL for VLSI applications," in Proc. of 7986 Bipolar Circuits and Technology Meetings, pp. 49–50.
12. R. Treadway, "DC analysis of current mode logic," IEEE Circuits and Devices, vol. 5, no. 2, pp. 21–35, Mar. 1989.
13. J. Zoutendyk, "Soft-error generation due to heavy ion tracks in bipolar integrated circuits," in Extended Abstracts of the 1984 Int. Conf. on Solid State Devices and Materials, Kobe, Japan, pp. 249–251.
14. A. Seidl, "Capcal-A-3-D capacitance solver," IEEE Trans, on Computer Aided Design, vol. 7, pp. 549–556, May 1988.
15. E. Barke, "Line-to-ground capacitance calculations for VLSI: A comparison," IEEE Trans, on Computer Aided Design, vol. 7, no. 2, pp. 295–298, Feb. 1988.
16. P. Cottrell, "VLSI wiring capacitance," IBM Journal of R and D, vol. 29, pp. 277–287, May 1985.
17. H. Stork "Submicron bipolar design and technology," in 7986 VLSI Symp. Proc, pp. 97–116.
18. "Surprise ECL runs on only microwatts," Electronics, McGraw-Hill Inc., Apr. 7,1986, pp. 35–38.
19. P. Gray, Physical Electronics and Circuit Models of Transistors, vol. 2, Wiley, 1964, p. 134.
20. J. Hui, "Sealed-interface local oxidation technology," IEEE Trans, on Electron Devices, vol. ED-29, no. 4, pp. 554–561, Apr. 1982.
21. D. Russell, "A new kind of high speed RISC takes off," in High Performance Systems, A CMP Publication, pp. 72–77, June 1989.
22. D. Bursky "Floating-point math chip delivers 200 MFLOPS peak," Electronic Design, Penton Publications, Feb. 22,1990, pp. 40–44.
23. H. Goto, "A new isolation technology for bipolar VLSI logic (IOP-L)," in Dig. of Tech. Papers 1985 Symp. on VLSI Technology, Kobe, Japan.
24. K. Okada, "A new polysilicon process for a bipolar devices-PSA technology," in IEEE Trans, on Electron Devices, vol. ED-26, no. 4, pp. 385–389, Apr. 1979.
25. T. Gomi, "A Sub–300 psec Si bipolar LSI technology," in 7988 IEDM Tech. Dig., pp. 744–747.
26. T. Chen, "A Sub-50 ps single poly planar bipolar technology," in 7988 IEDM Tech. Dig., pp. 740–743.
27. H. Ichino, "Si bipolar multi-Gbit/s logic family using super self-aligned process technology," in Extended Abstracts of the 1984 Conf. on Solid State Devices and Materials, Kobe, Japan.
28. M. Vora, "A Sub-100 picosecond bipolar ECL technology," in 7985 IEDM Tech. Dig., pp. 34–37.
29. T. Saki, "Prospects of SST technology for high speed LSI," in 7985 IEDM Tech. Dig., pp. 18–21.
30. Y. Kobayashi, "A new bipolar transistor structure for very high speed VLSI," in Dig. Tech. Pap. 1985 Symp. on VLSI Technology, Kobe, Japan.
31. T. Chen, see [21].
32. G. Wilson, "Future high performance ECL microprocessors," 1990 Symp. on VLSI Circuits, Dig. Tech. Papers, IEEE Cat. No. 89 TH0262–6.