Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 11, 2004, Pages 2133-2140

  Chang, Dong Young ^a   Li, Jipeng ^b   Moon, Un Ku ^c  

^a TEXAS INSTRUMENTS   (United States)

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

^c OREGON STATE UNIVERSITY   (United States)

Author keywords

Analog to digital converter (ADC); Multistage ADC; Pipelined recycling; Radix based digital calibration

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; CALIBRATION; ERROR COMPENSATION; ITERATIVE METHODS;

MULTISTAGE ANALOG TO DIGITAL CONVERTER; PIPELINED RECYCLING; RADIX BASED DIGITAL CALIBRATION;

PIPELINE PROCESSING SYSTEMS;

EID: 9744242853     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.836863     Document Type: Article

References (24)

1. P. Li, M. Chin, and P. Gray, "A ratio independent algorithmic analog-to-digital conversion technique," IEEE J. Solid-State Circuits, vol. SC-19, pp. 828-836, Dec. 1984.
2. H. Lee, D. Hodges, and P. Gray, "A self-calibrating 15-b CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, pp. 813-819, Dec. 1984.
3. C. Shih and P. Gray, "Reference refreshing cyclic analog-to digital and digital-to-analog converters," IEEE J. Solid-State Circuits, vol. SC-21, pp. 544-554, Aug. 1986.
4. H. Onodera, T. Tateishi, and K. Tamaru, "A cyclic A/D converter that does not require ratio-matched components" IEEE J. Solid-State Circuits, vol. 23, pp. 152-158, Feb. 1988.
5. S. Sutarja and P. Gray, "A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1316-1324, Dec. 1988.
6. B. Song, M. Tompsett, and K. Lakshmikumar, "A 12-b 1-Msample/s capacitor error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, Dec. 1988.
7. P. Yu and H. Lee, "A pipelined A/D conversion technique with near-inherent monotonicity," IEEE Trans. Circuits Syst. II, vol. 42, pp. 500-502, July 1995.
8. J. Ingino and B. Wooley, "A continuously calibrated 12-b, 10-Ms/s, 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, Dec. 1998.
9. H. Chen and B. Song, "A 14 b 20 Msample/s pipelined ADC," in Proc. Int. Solid-State Circuits Conf., Feb. 2000, pp. 46-47.
10. Y. Chiu, "Inherently linear capacitor error-averaging technique for pipelined A/D converter," IEEE Trans. Circuits Syst. II, vol. 47, pp. 229-232, Mar. 2000.
11. S. Lee and B. Song, "A direct code error calibration technique for two-step flash A/D converters," IEEE Trans. Circuits Syst. II, vol. 36, pp. 919-922, Jun. 1989.
12. H. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, pp. 509-515, Apr. 1994.
13. U. Moon and B. Song, "Background digital calibration techniques for pipelined ADCs," IEEE Trans. Circuits Syst. II, vol. 44, pp. 102-109, Feb. 1997.
14. S. Kwak, B. Song, and K. Bacrania, "A 15-b, 5-Msample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1866-1875, Dec. 1997.
15. A. Karanicolas and H. Lee, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.
16. O. Erdogan, P. Hurst, and S. Lewis, "A 12-b digital-background-calibrated algorithmic ADC with - 90 dB THD," IEEE J. Solid-State Circuits, vol. 34, pp. 1812-1820, Dec. 1999.
17. H. Ohara, H. Ngo, M. Armstrong, C. Rahim, and P. Gray, "A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral," IEEE J. Solid-State Circuits vol. sc-22, pp. 930-938, Dec. 1987.
18. K. Tan, S. Kiriaki, M. DeWit, J. Fattaruso, C. Tsay, W. Mattews, and R. Hester, "Error correction techniques for high-performance differential A/D converters," IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, Dec. 1988.
19. Y. Lin, B. Kim, and P. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
20. S. Lee and B. Song, "Interstage gain proration technique for digital-domain multistep ADC calibration" IEEE Trans. Circuits Syst. II, vol. 41, pp. 12-18, Jan. 1994.
21. D. Chang and U. Moon, "Radix-based digital calibration technique for multistage ADC," in Proc. IEEE Int. Symp. Circuits Syst., vol. 2, May 2002, pp. 796-799.
22. B. Murmann and B. Boser, "A 12-b 75 MS/s pipelined ADC using open-loop residue amplifier," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 330-331.
23. S. Lewis, S. Fetterman, G. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-Msamples/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
24. D. Chang, G. Ahn, and U. Moon, "A 0.9-V 9-mW 1MSPS digitally calibrated ADC with 75-dB SFDR," in Proc. IEEE Symp. VLSI Circuits, Jun. 2003, pp. 67-70.