Modeling of non-uniform heat generation in LDMOS transistors

Solid-State Electronics

Volumn 49, Issue 1, 2005, Pages 77-84

  Roig, J ^a   Flores, D ^a   Urresti, J ^a   Hidalgo, S ^a   Rebollo, J ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE BARCELONA   (Spain)

Author keywords

Heat generation; High current; LDMOS; Power devices

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTROMIGRATION; HEAT LOSSES; MOS DEVICES;

HEAT GENERATION; HIGH CURRENT; LATERAL DOUBLE DIFFUSED MOS (LDMOS) TRANSISTORS; POWER DEVICES;

TRANSISTORS;

EID: 9544244783     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2004.06.016     Document Type: Article

References (20)

1. Antognetti P. Power integrated circuits: physics, design and applications. McGraw-Hill; 1986.
2. Murari B. Reliability of smart power devices. Microelectron Reliab 1997;37(11):1735-42.
3. Chung YS, Valenzuela O, Baird B. Mechanism of power dissipation capability of power MOSFET devices: comparative study between LDMOS and VDMOS transistors. In: Proc ISPSD, vol. 1, 2001. p. 275-8.
4. Khandelwal P, Trivedi M, Shenai K, Leong SK. Thermal and package performance limitations in LDMOSFET's for RFIC applications. IEEE Trans Microwave Theory Tech 1999;47(5): 575-84.
5. Zhu L, Vafai K, Xu L. Modeling of non-uniform heat dissipation and prediction of hot spots in power transistors. Int J Heat Mass Transfer 1998;41(15):2399-407.
6. d'Alessandro V, Rinaldi N. A critical review of thermal models for electrothermal simulation. Solid State Electron 2002;46(4): 487-96.
7. Hower P, Tsai CY, Merchant S, Efland T, Pendharkar S, Steinhoff R, et al. Avalanche-induced thermal stability in LDMOS transistors. In: Proc ISPSD, 2001. p. 153-6.
8. Khemka V, Parthasarathy V, Zhu R, Bose A, Roggenbauer T. Experimental and theoretical analysis of energy capability of RESURF LDMOSFETs and its correlation with static electrical safe operating area (SOA). IEEE Trans Electron Dev 2002;49(6): 1049-58.
9. Black J. Electromigration failure modes in aluminum metallization for semiconductor devices. In: Proc IEEE, 1969. p. 1587-94.
10. Rzepka S, Banerjee K, Meusel E, Hu C. Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation. IEEE Trans Compon Pack 1998;21(3): 406-11.
11. Roig J, Flores D, Hidalgo S, Vellvehi M, Corts I, Rebollo J. A linear heat generation thermal model for LDMOS basic cell self-heating analysis in transient state. In: Proc THERMINIC, 2003. p. 139-42.
12. User's Manual, Release 7.0, 2001.
13. Dallmann D, Shenai K. Scaling constraints imposed by self-heating in submicron SOI MOSFETS. IEEE Trans Electron Dev 1995;42(3):489-96.
14. Appels JA, Vaes HMJ. High-voltage thin layer devices (RESURF DEVICES). In: Proc IEDM, 1979. p. 238-41.
15. Lombardi C, Manzini S, Saporito A, Vanzi M. A Physically based model for numerical simulation of nonplanar devices. IEEE Trans Computer-aided Des 1998;7(11):1164-71.
16. Anghel C, Hefyene N, Ionescu AM, Vermandel M, Bakeroot B, Doutreloigne J, et al. Investigations and physical modelling of saturation effects in lateral DMOS transistor architectures based on the concept of intrinsic drain voltage. In: Proc ESSDERC, 2001. p. 339-402.
17. D'Halleweyn NV, Tiemeijer LF, Benson J, Redman-White W. Charge model for SOI LDMOST with lateral doping gradient. In: Proc ISPSD, 2001. p. 291-94.
18. Jang J, Tornblad O, Arnborg T, Chen Q, Banerjee K, Yu Z, et al. RF LDMOS characterization and its compact modeling. In: Proc IEEE MTT-S Micowave Sym, 2001. p. 967-70.
19. Apel U, Graf HG, Harendt C, Hflinger B, Ifstrom T. Channel in a 1-micrometer silicon-film-on-insulator-on-silicon A 100-V Lateral DMOS Transistor with a 0.3-Micrometer. IEEE Trans Electron Dev 1991;38(7):1655-9.
20. Kim YK, Fossum JG, Williams RK. New physical insights and models for high-voltage LDMOST 1C CAD. IEEE Trans Electron Dev 1991;38(8):1641-9.