Impact of physical technology on architecture

Design of High-Performance Microprocessor Circuits

Volumn , Issue , 2000, Pages 3-24

  Edmondson, John H ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

CMOS integrated circuits; CMOS technology; Computer architecture; Integrated circuit interconnections; Logic gates; Microprocessors; Reduced instruction set computing

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT INTERCONNECTS; LOGIC GATES; MICROPROCESSOR CHIPS;

CMOS TECHNOLOGY; INTEGRATED CIRCUIT INTERCONNECTIONS;

REDUCED INSTRUCTION SET COMPUTING;

EID: 85013569959     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470544365.ch1     Document Type: Chapter

References (17)

1. K. Bernstein, et al., High Speed CMOS Design Styles. Kluwer, Boston, 1998.
2. B. Benschneider, et al., “A 300 MHz 64-b Quad-Issue CMOS RISC Microprocessor,” JSSC, vol. 30. No. 11, Nov. 1995.
3. J. A. Farrell and T. C. Fischer, “Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor,” JSSC, vol. 33, no. 5, May 1998.
4. S. Naffziger, “A Sub-Nanosecond 0.5 pm 64 b Adder Design,” ISSCC, 1996, p. 362.
5. J. Silberman, et al., “A 1.0-GHz Single-Issue 64-Bit PowerPC Integer Processor,” JSSC, vol. 33, no. 11, Nov. 1998.
6. N. Vasseghiu, et al., “200-MHz Superscalar RISC Microprocessor,” JSSC, vol. 31, no. 11, Nov. 1996.
7. N. Gaddis and J. Lotz, “A 64-b Quad-Issue CMOS RISC Microprocessor,” JSSC, vol. 31, no. 11, Nov. 1996.
8. B. Gieseke, et al., “A 600 MHz Superscalar RISC Microprocessor with Out-of-Order Execution,” ISSCC, Feb. 1997, pp. 176-177.
9. P. E. Gronowski, et al., “A 433-MHz 64-b Quad-Issue RISC Microprocessor,” JSSC, vol. 31, no. 11, Nov. 1996.
10. P. Barnes, “A 500 MHz 64-b RISC CPU with 1.5 MB On-Chip Cache,” ISSCC, 1999, pp. 86-87.
11. Verbal Communication with Bill Bowhill of Compaq Computer Corporation, May 1999.
12. D. Matzke, “Will Physical Scalability Sabotage Performance Gains?,” IEEE Computer Magazine, vol. 30, no. 9, Sep. 1997.
13. D. Dobberpohl, et al., “A 200 MHz 64-b Dual-Issue CMOS Microprocessor,” JSSC, vol. 27, no. 11, Nov. 1992.
14. T. Horel and G. Lauterbach, “Ultrasparc-III: Designing Third-Generation 64-Bit Performance,” IEEE Micro, May-June, 1999.
15. G. Gerosa, et al., “A 250 MHz 5-W PowerPC Microprocessor with On-Chip L2 Cache Controller,” JSSC, vol. 32, no. 11, Nov. 1997.
16. R. Gonzalez and M. Horowitz, “Energy Dissipation in General Purpose Microprocessors,” JSSC, vol. 31, no. 9, Sep. 1996.
17. P. Bannon, “Alpha 21364: A Scalable Single-Chip SMP,” Microprocessor Forum, Oct. 14, 1998.