A decoupling method for analysis of coupled RLC interconnects

GLSVLSI 2002 - Proceedings of the 12th ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2002, Pages 41-46

  Chen, Jun ^a   He, Lei ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; SPICE; VLSI CIRCUITS;

DECOUPLING METHODS; DECOUPLING MODELS; NOISE AMPLITUDE; ON CHIP INTERCONNECT; RLC INTERCONNECTS; SPICE SIMULATIONS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 85006523439     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505306.505316     Document Type: Conference Paper

References (21)

1. J. Cong, L. He, C.-K. Koh, and P. H. Madden, "Performance optimization of VLSI interconnect layout," Integration, the VLSI Journal, vol. 21, pp. 1-94, 1996.
2. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. Int. Conf. on Computer Aided Design, 1996.
3. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," Journal of Applied Physics, vol. 19, pp. 55-63, Jan. 1948.
4. A. B. Kahng, K. Masuko, and S. Muddu, "Analytical delay model for VLSI interconnects under ramp input," in Proc. Int. Conf. on Computer Aided Design, pp. 30-36, Nov. 1996.
5. T. Sakuri, "Closed-form expressions for interconnection delay, coupling, and crosstalk in vlsi's," IEEE Trans. Electron Devices, pp. 118-124, Jan. 1993.
6. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Equivalent elmore delay for RLC trees," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2000.
7. A. Vittal, L. H. Chen, K.W. M. Marek-Sadowska, and S. Yang, "Crosstalk in VLSI interconnections," IEEE Trans. on CAD-12, pp. 1817-1824, Dec. 1999.
8. D. Z. Z. J. Cong and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in Proc. Asia South Pacific Design Automation Conf., 2001.
9. Y. Gao and D. F. Wong, "Optimal shape function for a bi-directional wire under elmore delay model," in Proc. Int. Conf. on Computer Aided Design, pp. 622-627, 1997.
10. B. Krauter, R. Gupta, J. Willis, and L. T. Pileggi, "Transmission line synthesis," in Proc. Design Automation Conf, pp. 358-363, 1995.
11. K. T. Tang and E. G. Friedman, "Interconnect coupling noises in CMOS VLSI circuits," in Proc. Int. Symp. on Physical Design, pp. 48-53, 1999.
12. L. Yin and L. He, "An efficient analytical model of coupled on-chip rlc interconnects," in Proc. Asia South Pacific Design Automation Conf., 2001.
13. F. Chang, "Transient analysis of lossless coupled transmission lines in a nonehomogeneous dielectric medium," IEEE Trans. MTT, pp. 616-627, Sept. 1970.
14. V. K. Tripathi and J. B. Rettig, "A spice model for multiple coupled microstrips and other transmission lines," IEEE Trans. on Microwave Theory and Techniques, Dec 1985.
15. A. R. Djordjevic, T. K. Sarkar, and R. F. Harrinton, "Time domain response of multiconductor transmission lines," Proc. IEEE, June 1987.
16. K. D. Granzow, Digital Transmission Lines. Oxford University Press, 1998.
17. L. Dworsky, Modern transmission Line theory and Applications. John Wiley & Sons Press, 1979.
18. E. Anderson etc., LAPACK User's Guide, 1999.
19. A. B. Kahng and S. Muddu, "Optimal equivalent circuits for interconnect delay calculations using moments," in Proc. European Design Automation Conf., pp. 164-169, Sept. 1994.
20. K. M. Lepak, I. Luwandi, and L. He, "Simultaneous shield insertion and net ordering for coupled RLC nets under explicit noise constraint," in Proc. Design Automation Conf., 2001.
21. J. Chen, and L. He, "A decoupling method for analysis of multiple coupled RLC interconnects", http://eda.ece.wisc.edu/publications.html.