PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures

Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016

Volumn , Issue , 2016, Pages 140-152

  Laurenzano, Michael A ^a   Zhang, Yunqi ^a   Chen, Jiang ^a   Tang, Lingjia ^a   Mars, Jason ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

hybrid architecture; power management

Indexed keywords

APPLICATION PROGRAMS; BUDGET CONTROL; ENERGY MANAGEMENT; LEAKAGE CURRENTS; POWER MANAGEMENT; RECONFIGURABLE HARDWARE;

BRANCH PREDICTORS; HYBRID ARCHITECTURES; MOBILE PROCESSORS; NOVEL TECHNIQUES; PERFORMANCE BENEFITS; PHASE IDENTIFICATION; PROCESSOR ARCHITECTURES; VECTOR PROCESSING;

COMPUTER ARCHITECTURE;

EID: 84988311438     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2016.22     Document Type: Conference Paper

References (39)

1. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories," in International Symposium on Low Power Electronics and Design (ISLPED), 2000.
2. Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, "Microarchitectural techniques for power gating of execution units," in International Symposium on Low Power Electronics and Design (ISLPED), 2004.
3. A. Youssef, M. Anis, and M. Elmasry, "Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units," in International Symposium on Microarchitecture (MICRO), 2006.
4. S. Roy, N. Ranganathan, and S. Katkoori, "A Framework for Power-Gating Functional Units in Embedded Microprocessors," Transactions on Very Large Scale Integration Systems (T-VLSI), 2009.
5. E. Blem, J. Menon, and K. Sankaralingam, "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures," in High Performance Computer Architecture (HPCA), 2013.
6. "NVIDIA's first CPU is a winner," http://www.linleygroup.com/mpr/article.phpid=11262, [Online; accessed 14-April-2016].
7. "Project denver-based soc due in 2015," http://techreport.com/news/24530/, [Online; accessed 14-April-2016].
8. J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson, "The transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges," in Code Generation and Optimization (CGO), 2003.
9. N. Neelakantam, D. R. Ditzel, and C. Zilles, "A real system evaluation of hardware atomicity for software speculation," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
10. J. Mars and N. Kumar, "Blockchop: Dynamic squash elimination for hybrid processor architecture," in International Symposium on Computer Architecture (ISCA), 2012.
11. J. Leverich, M. Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis, "Power management of datacenter workloads using per-core power gating," Computer Architecture Letters (CAL), 2009.
12. N. Madan, A. Buyuktosunoglu, P. Bose, and M. Annavaram, "Guarded power gating in a multi-core setting," in International Symposium on High Performance Computer Architecture (HPCA), 2011.
13. K. Jeong, A. B. Kahng, S. Kang, T. S. Rosing, and R. Strong, "MAPG: Memory access power gating," in Design, Automation and Test in Europe (DATE), 2012.
14. A. B. Kahng, S. Kang, T. Rosing, and R. Strong, "TAP: tokenbased adaptive power gating," in International Symposium on Low Power Electronics and Design (ISLPED), 2012.
15. S. Dropsho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman, "Managing static leakage energy in microprocessor functional units," in International Symposium on Microarchitecture (MICRO), 2002.
16. P. Shivakumar and N. P. Jouppi, "Cacti 3.0: An integrated cache timing, power, and area model." in Technical Report 2001/2, Compaq Computer Corporation, 2001.
17. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on. IEEE, 2009, pp. 469-480.
18. C. Long and L. He, "Distributed sleep transistor network for power reduction," Transactions on Very Large Scale Integration Systems (T-VLSI), 2004.
19. H. Singh, K. Agarwal, D. Sylvester, and K. J. Nowka, "Enhanced leakage reduction techniques using intermediate strength power gating," Transactions on Very Large Scale Integration Systems (T-VLSI), 2007.
20. H. Jiang, M. Marek-Sadowska, and S. R. Nassif, "Benefits and costs of power-gating technique," in International Conference on Computer Design (ICCD), 2005.
21. J. L. Henning, "Spec cpu2006 benchmark descriptions," SIGARCH Computer Architecture News, 2006.
22. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The parsec benchmark suite: characterization and architectural implications," in Proceedings of the 17th international conference on Parallel architectures and compilation techniques. ACM, 2008, pp. 72-81.
23. D. Pandiyan, S.-Y. Lee, and C.-J. Wu, "Performance, energy characterizations and architectural implications of an emerging mobile platform benchmark suite-mobilebench."
24. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, "The gem5 simulator," SIGARCH Computer Architecture News, 2011.
25. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Architectural Support for Programming Languages and Pperating Systems, 2002.
26. D. H. Albonesi, "Selective cache ways: On-demand cache resource allocation," in International Symposium on Microarchitecture (MICRO), 1999.
27. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy caches: simple techniques for reducing leakage power," in International Symposium on Computer Architecture (ISCA), 2002.
28. K. Agarwal, K. Nowka, H. Deogun, and D. Sylvester, "Power gating with multiple sleep modes," in Proceedings of the 7th International Symposium on Quality Electronic Design. IEEE Computer Society, 2006, pp. 633-637.
29. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: a transparent dynamic optimization system," in ACM SIGPLAN Notices, vol. 35, no. 5. ACM, 2000, pp. 1-12.
30. D. J. Hiniker, K. Hazelwood, and M. D. Smith, "Improving region selection in dynamic optimization systems," in 38th Annual International Symposium on Microarchitecture, Barcelona, Spain, November 2005, pp. 141-154.
31. K. Hazelwood and M. D. Smith, "Generational cache management of code traces in dynamic optimization systems," in 36th Annual International Symposium on Microarchitecture, San Diego, CA, December 2003, pp. 169-179.
32. D. S. McFarlin, C. Tucker, and C. Zilles, "Discerning the dominant out-of-order performance advantage: is it speculation or dynamism" in Architectural Support for Programming Languages and Operating Systems, 2013.
33. D. S. McFarlin and C. Zilles, "Branch vanguard: decomposing branch functionality into prediction and resolution instructions," in International Symposium on Computer Architecture (ISCA), 2015.
34. M. Lupon, E. Gibert, G. Magklis, S. Samudrala, R. Martínez, K. Stavrou, and D. R. Ditzel, "Speculative hardware/software co-designed floating-point multiply-add fusion," Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2014.
35. D. S. McFarlin and C. Zilles, "Bungee jumps: accelerating indirect branches through hw/sw co-design," in International Symposium on Microarchitecture (MICRO), 2015.
36. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in International Symposium on Computer Architecture (ISCA), 2003.
37. T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in Parallel Architectures and Compilation Techniques (PACT), 2001.
38. S. Padmanabha, A. Lukefahr, R. Das, and S. Mahlke, "Trace based phase prediction for tightly-coupled heterogeneous cores," in International Symposium on Microarchitecture (MICRO), 2013.
39. A. S. Dhodapkar and J. E. Smith, "Managing multiconfiguration hardware via dynamic working set analysis," in International Symposium on Computer Architecture (ISCA), 2002.