Dynamic Resource Partitioning for Heterogeneous Multi-Core-Based Cloud Computing in Smart Cities

IEEE Access

Volumn 4, Issue , 2016, Pages 108-118

  Jia, Gangyong ^a,b   Han, Guangjie ^c,d   Jiang, Jinfang ^c,d   Sun, Ning ^c,d   Wang, Kun ^c,d,e  

^a HANGZHOU DIANZI UNIVERSITY   (China)

^b BEIJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS   (China)

^c HOHAI UNIVERSITY   (China)

^d GUANGDONG UNIVERSITY OF PETROCHEMICAL TECHNOLOGY   (China)

^e NANJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS   (China)

Author keywords

cloud computing; dynamic resource partitioning; memory scheduling; performance; performance per watt; Single ISA Heterogeneous Multi core

Indexed keywords

CLOUD COMPUTING; ECOLOGY; EMBEDDED SYSTEMS; MEMORY ARCHITECTURE; SCHEDULING; URBAN TRANSPORTATION;

DYNAMIC RESOURCES; MEMORY SCHEDULING; PERFORMANCE; PERFORMANCE PER WATT; SINGLE ISA HETEROGENEOUS MULTI CORES;

COMPUTER ARCHITECTURE;

EID: 84979800914     PISSN: None     EISSN: 21693536     Source Type: Journal    
DOI: 10.1109/ACCESS.2015.2507576     Document Type: Article

References (30)

1. J. Held, J. Bautista, and S. Koehl, "From a few cores to many: A tera-scale computing research review," Intel, Mountain View, CA, USA, White Paper, 2006. [Online]. Available: http://download.intel.com/research/platform/terascale/
2. R. Rodrigues, A. Annamalai, I. Koren, and S. Kundu, "Scalable thread scheduling in asymmetric multicores for power efficiency," in Proc. IEEE 24th Int. Symp. Comput. Archit. High Perform. Comput., Oct. 2012, pp. 59-66.
3. R.Kumar, D. M. Tullsen, and N. P. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors," in Proc. 15th Int. Conf. Parallel Archit. Compilation Techn. (PACT), 2006, pp. 23-32.
4. M. D. Hill and M. R. Marty, "Amdahl's law in the multicore era," Computer, vol. 41, no. 7, pp. 33-38, Jul. 2008.
5. J. A. Winter, D. H. Albonesi, and C. A. Shoemaker, "Scalable thread scheduling and global power management for heterogeneous many-core architectures," in Proc. 19th Int. Conf. Parallel Archit. Compilation Techn. (PACT), 2010, pp. 29-40.
6. M. Annavaram, E. Grochowski, and J. Shen, "Mitigating Amdahl's law through EPI throttling," in Proc. ISCA, 2005, pp. 298-309.
7. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction," in Proc. MICRO, vol. 36. 2003, p. 81.
8. G. Jia, G. Han, J. Jiang, and J. J. P. C. Rodrigues, "PARS: A scheduling of periodically active rank to optimize power efficiency for main memory," J. Netw. Comput. Appl., vol. 58, pp. 327-336, Dec. 2015.
9. T. Y. Morad, U. C.Weiser, and A. Kolodny, "ACCMP: Asymmetric cluster chip multi-processing," in Proc. TRCCIT, 2004, pp. 1-5.
10. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, "Thread clus-ter memory scheduling: Exploiting differences in memory access behav-ior," in Proc. MICRO, 2010, pp. 65-76.
11. O. Mutlu and T. Moscibroda, "Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems," in Proc. ISCA, 2008, pp. 63-74.
12. M. K. Jeong, D. H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez, "Balancing DRAM locality and parallelism in shared memory CMP sys-tems," in Proc. HPCA, 2012, pp. 1-12.
13. G. Jia, G. Han, J. Jiang, and A. Li, "Dynamic time-slice scaling for addressing OS problems incurred by main memory DVFS in intelligent system," Mobile Netw. Appl., vol. 20, no. 2, pp. 157-168, 2015.
14. G. Jia, G. Han, L. Shi, J.Wan, and D. Dai, "Combine thread with memory scheduling for maximizing performance in multi-core systems," in Proc. ICPADS, 2014, pp. 298-305.
15. G. Jia, L. Shi, J.Wan, Y. Yuan, X. Li, and D. Dai, "PUMA: Pseudo unified memory architecture for single-ISA heterogeneous multi-core systems," in Proc. RTCSA, 2014, pp. 1-10.
16. G. Jia, X. Li, J. Wan, L. Shi, and C. Wang, "Coordinate page allocation and thread group for improving main memory power efficiency," in Proc. HotPower, 2013, Art. ID 7.
17. M. Xie, D. Tong, K. Huang, and X. Cheng, "Improving system throughput and fairness simultaneously in shared memory CMP systems via dynamic bank partitioning," in Proc. HPCA, 2014, pp. 344-355.
18. Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini, "MemScale: Active low-power modes for main memory," in Proc. ASPLOS, 2011, pp. 225-238.
19. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in Proc. MICRO, 2006, pp. 455-468.
20. T. Li, L. K. John, A. Sivasubramaniam, N. Vijaykrishnan, and J. Rubio, "Understanding and improving operating system effects in control-ow prediction," ACM SIGPLAN Notices, vol. 37, no. 10, pp. 68-80, 2002.
21. L. Liu, Z. Cui, M. Xing, Y. Bao, M. Chen, and C.Wu, "A software memory partition approach for eliminating bank-level interference in multicore systems," in Proc. PACT, 2012, pp. 367-376.
22. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gain-ing insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in Proc. IEEE 14th HPCA, Feb. 2008, pp. 367-378.
23. M. Xie, D. Tong, Y. Feng, K. Huang, and X. Cheng, "Page policy control with memory partitioning for DRAM performance and power efficiency," in Proc. ISLPED, 2013, pp. 298-303.
24. S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda, "Reducing memory interference in multicore systems via application-aware memory channel partitioning," in Proc. MICRO, 2011, pp. 374-385.
25. G. Jia, G. Han, A. Li, and J. Lloret, "Coordinate channel-aware page mapping policy and memory scheduling for reducing memory interference among multimedia applications," IEEE Syst. J., 2015, doi: 10.1109/JSYST.2015.2430522.
26. A. Patel, F. Afram, S. Chen, and K. Ghose, "MARSSx86: A full system simulator for x86 CPUs," in Proc. DAC, 2011, pp. 1-6.
27. A. Kopytov. (2004). SysBench: A System Performance Benchmark. [Online]. Available: http://sysbench.sourceforge.net/index.html
28. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, "Fairness via source throttling: A con-gurable and high-performance fairness substrate for multi-core memory systems," in Proc. 15th ASPLOS, 2010, pp. 335-346.
29. Y. Zhang, S. He, and J. Chen, "Data gathering optimization by dynamic sensing and routing in rechargeable sensor networks," IEEE/ACM Trans. Netw., to be published.
30. S. He, J. Chen, F. Jiang, D. K. Y. Yau, G. Xing, and Y. Sun, "Energy pro-visioning in wireless rechargeable sensor networks," IEEE Trans. Mobile Comput., vol. 12, no. 10, pp. 1931-1942, Oct. 2013.