Exploring multi-banked shared-l1 program cache on ultra-low power, tightly coupled processor clusters

Proceedings of the 12th ACM International Conference on Computing Frontiers, CF 2015

Volumn , Issue , 2015, Pages

  Loi, Igor ^a   Rossi, Davide ^a   Haugou, Germain ^b   Gautschi, Michael ^c   Benini, Luca ^a,c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (France)

^c ETH ZURICH   (Switzerland)

Author keywords

FDSOI; Near threshold computing; Shared instruction cache

Indexed keywords

APPLICATION PROGRAMS; CACHE MEMORY; CLOSED LOOP CONTROL SYSTEMS; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; PROGRAM PROCESSORS;

ATTRACTIVE SOLUTIONS; FDSOI; INSTRUCTION CACHES; NEAR-THRESHOLD COMPUTING; OPERATING FREQUENCY; PROCESSING ELEMENTS; REAL-LIFE APPLICATIONS; TOTAL POWER CONSUMPTION;

ENERGY EFFICIENCY;

EID: 84969802951     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2742854.2747288     Document Type: Conference Paper

References (17)

1. N. E. Bellas, I. N. Hajj, and C. D. Polychronopoulos. Using dynamic cache management techniques to reduce energy in general purpose processors. IEEE Transactions on Very Large Scale Integrated Systems, 8(6):693-708, Dec 2000.
2. L. Benini, E. Flamand, D. Fuin, and D. Melpignano. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 983-987, March 2012.
3. D. Bortolotti, F. Paterna, C. Pinto, A. Marongiu, M. Ruggiero, and L. Benini. Exploring instruction caching strategies for tightly-coupled shared-memory clusters. In International Symposium on System on Chip (SoC), pages 34-41, Oct 2011.
4. M. Butler, L. Barnes, D. D. Sarma, and B. Gelinas. Bulldozer: An approach to multithreaded compute performance. IEEE Micro, 31(2):6-15, Apr 2011.
5. A. Dogan, R. Braojos, J. Constantin, G. Ansaloni, A. Burg, and D. Atienza. Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 396-399, March 2013.
6. A. Y. Dogan, J. Constantiny, M. Ruggiero, A. Burg, and D. Atienza. Multi-core architecture design for ultra-low-power wearable health monitoring systems. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 988,993, March 2012.
7. J. Eyre and J. Bier. Dsp processors hit the mainstream. IEEE Computer, 31(8):51-59, Aug 1998.
8. C. H. Kim, S. Shim, J. W. Kwak, S. W. Chung, , and C. S. Jhon. First-level instruction cache design for reducing dynamic energy consumption. In 5th International Workshop, SAMOS, pages 103-111, July 2005.
9. J. Kin, M. Gupta, and W. H. Mangione-Smith. Filtering memory references to increase energy efficiency. IEEE Transactions on Computers, 49(1):1-15, Jan 2000.
10. Krhonos. The open standard for parallel programming of heterogeneous systems. https://www:khronos:org/opencl.
11. L. Lee, B. Moyer, and J. Arends. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In International Symposium on Low Power Electronics and Design, pages 267-269, Aug 1999.
12. A. Marongiu, P. Burgio, and L. Benini. Fast and lightweight support for nested parallelism on cluster-based embedded many-cores. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 105-110, March 2012.
13. P. Meinerzhagen, S. M. Y. Sherazi, A. Burg, and J. N. Rodrigues. Benchmarking of standard-cell based memories in the sub-vt domain in 65-nm cmos technology. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 1(2):173-182, Jun 2011.
14. NVIDIA. Next generation cuda compute architecture: Fermi. www:nvidia:com.
15. OR1200. Openrisc processor. http ://opencores:org/or1k.
16. A. Rahimi, I. Loi, M. R. Kakoee, and L. Benini. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1-6, March 2011.
17. H. Wong, M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos. Demystifying gpu microarchitecture through microbenchmarking. In IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), pages 235-246, March 2010.