-
1
-
-
0034461271
-
Using dynamic cache management techniques to reduce energy in general purpose processors
-
Dec
-
N. E. Bellas, I. N. Hajj, and C. D. Polychronopoulos. Using dynamic cache management techniques to reduce energy in general purpose processors. IEEE Transactions on Very Large Scale Integrated Systems, 8(6):693-708, Dec 2000.
-
(2000)
IEEE Transactions on Very Large Scale Integrated Systems
, vol.8
, Issue.6
, pp. 693-708
-
-
Bellas, N.E.1
Hajj, I.N.2
Polychronopoulos, C.D.3
-
2
-
-
84862104198
-
P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator
-
March
-
L. Benini, E. Flamand, D. Fuin, and D. Melpignano. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 983-987, March 2012.
-
(2012)
Design, Automation & Test in Europe Conference & Exhibition (DATE
, pp. 983-987
-
-
Benini, L.1
Flamand, E.2
Fuin, D.3
Melpignano, D.4
-
3
-
-
83755163724
-
Exploring instruction caching strategies for tightly-coupled shared-memory clusters
-
Oct
-
D. Bortolotti, F. Paterna, C. Pinto, A. Marongiu, M. Ruggiero, and L. Benini. Exploring instruction caching strategies for tightly-coupled shared-memory clusters. In International Symposium on System on Chip (SoC), pages 34-41, Oct 2011.
-
(2011)
International Symposium on System on Chip (SoC
, pp. 34-41
-
-
Bortolotti, D.1
Paterna, F.2
Pinto, C.3
Marongiu, A.4
Ruggiero, M.5
Benini, L.6
-
4
-
-
79955397043
-
Bulldozer: An approach to multithreaded compute performance
-
Apr
-
M. Butler, L. Barnes, D. D. Sarma, and B. Gelinas. Bulldozer: An approach to multithreaded compute performance. IEEE Micro, 31(2):6-15, Apr 2011.
-
(2011)
IEEE Micro
, vol.31
, Issue.2
, pp. 6-15
-
-
Butler, M.1
Barnes, L.2
Sarma, D.D.3
Gelinas, B.4
-
5
-
-
84885627401
-
Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms
-
March
-
A. Dogan, R. Braojos, J. Constantin, G. Ansaloni, A. Burg, and D. Atienza. Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 396-399, March 2013.
-
(2013)
Design, Automation & Test in Europe Conference & Exhibition (DATE
, pp. 396-399
-
-
Dogan, A.1
Braojos, R.2
Constantin, J.3
Ansaloni, G.4
Burg, A.5
Atienza, D.6
-
6
-
-
84862099655
-
Multi-core architecture design for ultra-low-power wearable health monitoring systems
-
March
-
A. Y. Dogan, J. Constantiny, M. Ruggiero, A. Burg, and D. Atienza. Multi-core architecture design for ultra-low-power wearable health monitoring systems. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 988,993, March 2012.
-
(2012)
Design, Automation & Test in Europe Conference & Exhibition (DATE
, vol.993
, pp. 988
-
-
Dogan, A.Y.1
Constantiny, J.2
Ruggiero, M.3
Burg, A.4
Atienza, D.5
-
7
-
-
0032141564
-
Dsp processors hit the mainstream
-
Aug
-
J. Eyre and J. Bier. Dsp processors hit the mainstream. IEEE Computer, 31(8):51-59, Aug 1998.
-
(1998)
IEEE Computer
, vol.31
, Issue.8
, pp. 51-59
-
-
Eyre, J.1
Bier, J.2
-
8
-
-
26444541813
-
First-level instruction cache design for reducing dynamic energy consumption
-
July
-
C. H. Kim, S. Shim, J. W. Kwak, S. W. Chung, , and C. S. Jhon. First-level instruction cache design for reducing dynamic energy consumption. In 5th International Workshop, SAMOS, pages 103-111, July 2005.
-
(2005)
5th International Workshop, SAMOS
, pp. 103-111
-
-
Kim, C.H.1
Shim, S.2
Kwak, J.W.3
Chung, S.W.4
Jhon, C.S.5
-
9
-
-
0033889397
-
Filtering memory references to increase energy efficiency
-
Jan
-
J. Kin, M. Gupta, and W. H. Mangione-Smith. Filtering memory references to increase energy efficiency. IEEE Transactions on Computers, 49(1):1-15, Jan 2000.
-
(2000)
IEEE Transactions on Computers
, vol.49
, Issue.1
, pp. 1-15
-
-
Kin, J.1
Gupta, M.2
Mangione-Smith, W.H.3
-
11
-
-
0033359006
-
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops
-
Aug
-
L. Lee, B. Moyer, and J. Arends. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In International Symposium on Low Power Electronics and Design, pages 267-269, Aug 1999.
-
(1999)
International Symposium on Low Power Electronics and Design
, pp. 267-269
-
-
Lee, L.1
Moyer, B.2
Arends, J.3
-
12
-
-
84862082622
-
Fast and lightweight support for nested parallelism on cluster-based embedded many-cores
-
March
-
A. Marongiu, P. Burgio, and L. Benini. Fast and lightweight support for nested parallelism on cluster-based embedded many-cores. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 105-110, March 2012.
-
(2012)
Design, Automation & Test in Europe Conference & Exhibition (DATE
, pp. 105-110
-
-
Marongiu, A.1
Burgio, P.2
Benini, L.3
-
13
-
-
80052048123
-
Benchmarking of standard-cell based memories in the sub-vt domain in 65-nm CMOS technology
-
Jun
-
P. Meinerzhagen, S. M. Y. Sherazi, A. Burg, and J. N. Rodrigues. Benchmarking of standard-cell based memories in the sub-vt domain in 65-nm cmos technology. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 1(2):173-182, Jun 2011.
-
(2011)
IEEE Journal on Emerging and Selected Topics in Circuits and Systems
, vol.1
, Issue.2
, pp. 173-182
-
-
Meinerzhagen, P.1
Sherazi, S.M.Y.2
Burg, A.3
Rodrigues, J.N.4
-
16
-
-
79957548813
-
A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters
-
March
-
A. Rahimi, I. Loi, M. R. Kakoee, and L. Benini. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1-6, March 2011.
-
(2011)
Design, Automation & Test in Europe Conference & Exhibition (DATE
, pp. 1-6
-
-
Rahimi, A.1
Loi, I.2
Kakoee, M.R.3
Benini, L.4
-
17
-
-
77952579552
-
Demystifying GPU microarchitecture through microbenchmarking
-
March
-
H. Wong, M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos. Demystifying gpu microarchitecture through microbenchmarking. In IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), pages 235-246, March 2010.
-
(2010)
IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS
, pp. 235-246
-
-
Wong, H.1
Papadopoulou, M.2
Sadooghi-Alvandi, M.3
Moshovos, A.4
|