XGRID: A scalable many-core embedded processor

Proceedings - 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security and 2015 IEEE 12th International Conference on Embedded Software and Systems, HPCC-CSS-ICESS 2015

Volumn , Issue , 2015, Pages 1143-1146

  Gunes, Volkan ^a   Givargis, Tony ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Embedded Processors; Many core; Multi core; System on Chip Architectures

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; COMPUTERS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPHITE; PROGRAMMABLE LOGIC CONTROLLERS; SCALABILITY; SYSTEM-ON-CHIP;

DETERMINISTIC COMMUNICATIONS; EMBEDDED PROCESSORS; MANY CORE; MANY-CORE ARCHITECTURE; MULTI CORE; PARALLEL BENCHMARKS; PROGRAMMABLE INTERCONNECT; SYSTEM-ON-CHIP ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 84961720632     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC-CSS-ICESS.2015.99     Document Type: Conference Paper

References (15)

1. Herb Sutter. The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software. Dr. Dobb's Journal, 30 (3), March 2005.
2. S. Borkar. Thousand Core Chips-A Technology Perspective. In Proceedings of Design Automation Conference (DAC), 2007.
3. A. Kayi, T. El-Ghazawi, and G. Newby. Performance issues in emerging homogeneous multicore architectures. In Proc. of Simulation Modeling Practice and Theory, Vol:17, issue:9, pp. 1485-1499, 2009.
4. W. Zhang, et al. Design of a Hierarchy-Bus Based MPSoC on FPGA. In Proc. of Inter. Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1966-1968, 2006.
5. E. A. Carara, et al. HeMPS-A Framework for NoC-based MPSoC Generation. In Proc. of IEEE Inter. Symposium on Circuits and Systems (ISCAS), pp. 1345-1348, 2009.
6. S. V. Tota, et al. A Case Study for NoC Based Homogeneous MPSoC Architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, March 2009.
7. S. V. Tota, et al. MEDEA: a hybrid shared-memory / message-passing multiprocessor NoC-based architecture. In Proceedings of Design, Automation, and Test in Europe (DATE) Conference, pp. 45-50, 2010.
8. J. E. Miller, et al. Graphite: A Distributed Parallel Simulator for Multicores. In IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), Jan. 2010.
9. S. Bell, et al. TILE64-processor: A 64-core SoC with mesh interconnect. In Proc. of IEEE Int. Solid-State Circuits Conf., pp. 88-598, Feb. 2008.
10. L. Benini and G. DeMicheli. Networks on Chips: A New SoC Paradigm. IEEE Trans. on Computers, vol. 35, no. 1, pp. 70-78, 2002.
11. U. Y. Ogras, J. Hu, and R. Marculescu. Key research problems in NoC design: A holistic perspective. In Proc. of CODES+ISSS, pp. 69-74, Sep. 2005.
12. L. Shang, A. Kaviani, K. Bathala. Dynamic Power Consumption in Virtex-II FPGA Family. In International Symposium on FPGAs, pp. 157-164, 2002.
13. M. J. Quinn. Parallel programming in C with MPI and OpenMP. McGraw-Hill Higher Education, 2004.
14. Graphite Simulator Source Code. [Online]. Available: https://github. com/mit-carbon/Graphite/wiki
15. V. Gunes and T. Givargis. XGRID: A Scalable Many-Core Embedded Processor. Center for Embedded Computer Systems (CECS) at UCI, Technical Report # TR 13-03, 2013. Retrieved from http://cecs. uci. edu/files/2013/04/TR-13-03. pdf