Performance issues in emerging homogeneous multi-core architectures

Simulation Modelling Practice and Theory

Volumn 17, Issue 9, 2009, Pages 1485-1499

  Kayi, Abdullah ^a   El Ghazawi, Tarek ^a   Newby, Gregory B ^b  

^a Department of Engineering Management and Systems Engineering   (United States)

^b Arctic Region Supercomputing Center   (United States)

Author keywords

Coherence misses; Full system simulation; Micro benchmarking; Multi core architectures; Performance analysis

Indexed keywords

COHERENCE MISSES; FULL-SYSTEM SIMULATION; MICRO-BENCHMARKING; MULTI-CORE ARCHITECTURES; PERFORMANCE ANALYSIS;

ARCHITECTURAL DESIGN; BENCHMARKING; COMPUTER ARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 69249230870     PISSN: 1569190X     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.simpat.2009.06.014     Document Type: Article

References (36)

1. A. Agarwal, M. Levy, The kill rule for multicore., in: DAC, IEEE, 2007, pp. 750-753. .
2. Olukotun K., and Hammond L. The future of microprocessors. Queue 3 7 (2005) 26-29. http://doi.acm.org.proxygw.wrlc.org/10.1145/1095408.1095418 doi:
3. S.R. Alam, R.F. Barrett, J.A. Kuehn, P.C. Roth, J.S. Vetter, Characterization of scientific workloads on systems with multi-core processors, in: IISWC, IEEE, 2006, pp. 225-236. .
4. Geer D. Industry trends: chip makers turn to multicore processors. IEEE Computer 38 5 (2005) 11-13. http://dblp.uni-trier.de/db/journals/computer/computer38.html#Geer05d
5. S. Balakrishnan, R. Rajwar, M. Upton, K. Lai, The impact of performance asymmetry in emerging multicore architectures, in: ISCA'05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, IEEE Computer Society, Washington, DC, USA, 2005, pp. 506-517. doi:.
6. M. Chu, R. Ravindran, S. Mahlke, Data access partitioning for fine-grain parallelism on multicore architectures, in: MICRO'07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, IEEE Computer Society, Washington, DC, USA, 2007, pp. 369-380. doi:.
7. Gorder P.F. Multicore processors for science and engineering. Computing in Science and Engineering 9 2 (2007) 3-7. http://dx.doi.org/10.1109/MCSE.2007.35 doi:
8. Teraflops Research Chip. .
9. K. Asanovic, R. Bodik, B.C. Catanzaro, J.J. Gebis, P. Husbands, K. Keutzer, D.A. Patterson, W.L. Plishker, J. Shalf, S.W. Williams, K.A. Yelick, The Landscape of Parallel Computing Research: A View from Berkeley, Technical Reports UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 2006. .
10. Kistler M., Perrone M., and Petrini F. Cell multiprocessor communication network: built for speed, micro. IEEE 26 3 (2006) 10-23 doi:10.1109/MM.2006.49
11. Owens J., Houston M., Luebke D., Green S., Stone J., and Phillips J. Gpu computing. Proceedings of the IEEE 96 5 (2008) 879-899
12. A. Kayi, Y. Yao, T.A. El-Ghazawi, G. Newby, Experimental evaluation of emerging multi-core architectures., in: IPDPS, IEEE, 2007, pp. 1-6. .
13. McCalpin J. Memory bandwidth and machine balance in current high performance computers. IEEE Technical Committee on Computer Architecture Newsletter (1995) 19-25
14. L.W. McVoy, C. Staelin, lmbench: portable tools for performance analysis, in: USENIX Annual Technical Conference, 1996, pp. 279-294. .
15. Fftw Home Page. .
16. Nas Parallel Benchmarks. .
17. T. Simon, S. Cable, M. Mahmoodi, Application scalability and performance on multicore architectures, in: HPCMP-UGC'07: Proceedings of the 2007 DoD High Performance Computing Modernization Program Users Group Conference, IEEE Computer Society, Washington, DC, USA, 2007, pp. 378-381. doi: .
18. J. Tseng, H. Yu, S. Nagar, N. Dubey, H. Franke, P. Pattnaik, Performance studies of commercial workloads on a multi-core system, in: IISWC 2007, Proceedings of the IEEE 10th International Symposium on Workload Characterization, 2007, pp. 57-65. doi: 10.1109/IISWC.2007.4362181.
19. S. Williams, J. Shalf, L. Oliker, S. Kamil, P. Husbands, K.A. Yelick, The potential of the cell processor for scientific computing, in: Conference Computing Frontiers, ACM, 2006, pp. 9-20. .
20. R. Kumar, D.M. Tullsen, N.P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, in: PACT'06: Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques, ACM, New York, NY, USA, 2006, pp. 23-32. doi: .
21. L. Liu, Z. Li, A.H. Sameh, Analyzing memory access intensity in parallel programs on multicore, in: ICS'08: Proceedings of the 22nd Annual International Conference on Supercomputing, ACM, New York, NY, USA, 2008, pp. 359-367. doi: .
22. L. Pinto, L. Tomazella, M. Dantas, An experimental study on how to build efficient multi-core clusters for high performance computing, in: Proceedings of the 11th IEEE International Conference Computational Science and Engineering, CSE'08, 2008, pp. 33-40. doi: 10.1109/CSE.2008.63.
23. H. Pourreza, P. Graham, On the programming impact of multi-core, multi-processor nodes inmpi clusters, in: HPCS 2007, Proceedings of the 21st International Symposium on High Performance Computing Systems and Applications, 2007, p. 1. doi: 10.1109/HPCS.2007.23.
24. L. Chai, A. Hartono, D.K. Panda, Designing high performance and scalable mpi intra-node communication support for clusters, in: CLUSTER, IEEE, 2006. .
25. L. Chai, Q. Gao, D.K. Panda, Understanding the impact of multi-core architecture in cluster computing: a case study with intel dual-core system, in: CCGRID 2007, Proceedings of the Seventh IEEE International Symposium on Cluster Computing and the Grid, 2007, pp. 471-478. doi: 10.1109/CCGRID.2007.119.
26. Amd Direct Connect Architecture. .
27. D. Pase, J. Stephens, Performance of two-way Opteron and Xeon processor-based servers for scientific and technical applications, in: Linux Clusters: The HPC Revolution, 2005.
28. F. Delattre, Intel core 2 duo - test, July 2006. .
29. A. Kayi, E. Kornkven, T. El-Ghazawi, S. Al-Bahra, G. Newby, Performance evaluation of clusters with ccNUMA nodes - a case study, in: HPCC'08, Proceedings of the 10th IEEE International Conference on High Performance Computing and Communications, 2008, pp. 320-327.
30. K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter, L. Oliker, D. Patterson, J. Shalf, K.A. Yelick, Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures, in: SC, IEEE/ACM, 2008, p. 4. .
31. Hpc Challenge Benchmarking Suite. .
32. Magnusson P.S., Christensson M., Eskilson J., Forsgren D., Hållberg G., Häogberg J., Larsson F., Moestedt A., and Werner B. Simics: a full system simulation platform. IEEE Computer 35 2 (2002) 50-58. http://dblp.uni-trier.de/db/journals/computer/computer35.html#MagnussonCEFHHLMW02
33. Martin M.M.K., Sorin D.J., Beckmann B.M., Marty M.R., Xu M., Alameldeen A.R., Moore K.E., Hill M.D., and Wood D.A. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Computer Architecture News 33 4 (2005) 92-99. http://dblp.uni-trier.de/db/journals/sigarch/sigarch33.html#MartinSBMXAMHW05 URL
34. Alameldeen A.R., Martin M.M.K., Mauer C.J., Moore K.E., Xu M., Hill M.D., Wood D.A., and Sorin D.J. Simulating a 2mcommercialserverona2k pc. IEEE Computer 36 2 (2003) 50-57. http://dblp.uni-trier.de/db/journals/computer/computer36.html#AlameldeenMMMXHWS03 URL
35. S.C.Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The splash-2 programs: characterization and methodological considerations, in: ISCA, 1995, pp. 24-36. .
36. Myrinet Overview. .