Nonvolatile logic and memory devices based on spintronics

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2015-July, Issue , 2015, Pages 13-16

  Endoh, Tetsuo ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

magnetic tunnel junction; nonvolatile computer; power gating; spintronics; STT MRAM

Indexed keywords

COMPUTER CIRCUITS; MAGNETIC DEVICES; MEMORY ARCHITECTURE; MRAM DEVICES; SPINTRONICS; STORAGE ALLOCATION (COMPUTER); TUNNEL JUNCTIONS;

LOGIC-IN-MEMORY ARCHITECTURE; MAGNETIC TUNNEL JUNCTION; NON-VOLATILE; NON-VOLATILE LOGIC; PIPELINE REGISTERS; POWER GATINGS; STT-MRAM; SUPERIOR FEATURE;

CACHE MEMORY;

EID: 84946235556     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2015.7168558     Document Type: Conference Paper

References (8)

1. N. S. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan, "Leakage current: Moore's law meets static power," Computer, vol. 36, no. 12, pp. 68-75, 2003.
2. H. Ohno, T. Endoh, T. Hanyu, N. Kasai, and S. Ikeda, "Magnetic tunnel junction for nonvolatile CMOS logic," IEDMTech. Dig., 2010, p. 128.
3. T. Endoh, T. Ohsawa, H. Koike, T. Hanyu, and H. Ohno, "Restructuring of memory hierarchy in computing system with spintronics-based technologies," Symp. VLSI Technology Dig. Tech. Pap., 2012, p. 89.
4. T. Endoh, S. Togashi, F. Iga, Y. Yoshida, T. Ohsawa, H. Koike, S. Fukami, S. Ikeda, N. Kasai, N. Sakimura, T. Hanyu and H. Ohno, "A 600MHz MTJ-based nonvolatile latch making use of incubation time in MTJ switching," 1EDM Tech. Dig, 2011, p. 75.
5. H. Koike, T. Ohsawa, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, S. Miura, H. Honjo, S. Ikeda, T. Hanyu, T. Sugibayashi, H. Ohno, T. Endoh, "A power-gated MPU with 3-microsecond entry-exit delay using MTJ-based nonvolatile flip-flop," IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013, p. 317.
6. Y. Ma, T. Shibata, and T. Endoh, "An MTJ-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications", 1EEE 1nternational Symposium on Circuits and Systems (ISCAS), 2013, p. 1248.
7. T. Ohsawa, F. Iga, S. Ikeda, T. Hanyu, H. Ohno, and T. Endoh, "High-density and low-power nonvolatile static random access memory using spin-transfer-torque magnetic tunnel junction," Jpn. J. Appl. Phys. 51 (2012) 02BD01.
8. T. Ohsawa, H. Koike, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Hanyu, H. Ohno, and T. Endoh, "A 1Mb nonvolatile embedded memory using 4T2MTJ cell with 32b fine-grained power gating scheme," 1EEE J. Solid-State Circuits, vol. 48. no. 6, pp. 1511-1520, June 2013.