RENO: A high-efficient reconfigurable neuromorphic computing accelerator design

Proceedings - Design Automation Conference

Volumn 2015-July, Issue , 2015, Pages

  Liu, Xiaoxiao ^a   Mao, Mengjie ^a   Liu, Beiye ^a   Li, Hai ^a   Chen, Yiran ^a   Li, Boxun ^b   Wang, Yu ^b   Jiang, Hao ^c   Barnell, Mark ^d   Wu, Qing ^d   Yang, Jianhua ^e  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b TSINGHUA UNIVERSITY   (China)

^c SAN FRANCISCO STATE UNIVERSITY   (United States)

^d AIR FORCE RESEARCH LABORATORY   (United States)

^e UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE PROCESSING; COMPUTER AIDED DESIGN; ENERGY CONSERVATION; ENERGY UTILIZATION; GENERAL PURPOSE COMPUTERS; NEURAL NETWORKS;

ACCELERATOR DESIGN; AUTO-ASSOCIATIVE MEMORY; COMPUTATION ACCURACY; DIGITAL INTERCONNECTIONS; GENERAL PURPOSE PROCESSORS; MULTI-LAYER PERCEPTION; NEURAL-PROCESSING; NEUROMORPHIC COMPUTING;

INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); DESIGN;

EID: 84944128039     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2744769.2744900     Document Type: Conference Paper

References (19)

1. "Macsim," http://code.google.com/p/macsim/.
2. "The mnist database," http://yann.lecun.com/exdb/mnist/.
3. "Uci machine learning," http://archive.ics.uci.edu/ml/.
4. F. Alibart et al., "High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnology, vol. 23, no. 7, 2012.
5. B. Belhadj et al., "Continuous real-world inputs can open up alternative accelerator designs," in ISCA, 2013, pp. 1-12.
6. L. O. Chua, "Memristor\-The missing circuit element," Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
7. L. Dai and R. Harjani, "CMOS switched-op-amp-based sample-and-hold circuit," in IEEE Transactions on Solid-state circuits, 2000.
8. H. Esmaeilzadeh et al., "Neural acceleration for general-purpose approximate programs," in MICRO, 2012, pp. 449-460.
9. J. Gu et al., "Implementation and evaluation of deep neural networks (dnn) on mainstream heterogeneous systems," in APSys, 2014, p. 12.
10. M. Gustavsson, J. J. Wikner, and N. Tan, CMOS data converters for communications, 2000.
11. S. O. Haykin, Neural Networks and Learning Machines. London: Prentice Hall, 2008.
12. M. Hu et al., "Hardware realization of bsb recall function using memristor crossbar arrays," in DAC, 2012, pp. 498-503.
13. N. Jian et al., "A detailed and exible cycle-accurate network-on-chIP simulator," in ISPASS, 2013, pp. 86-96.
14. K.-H. Kim et al., "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano letters, vol. 12, no. 1, pp. 389-395, 2011.
15. S. Li et al., "Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO, 2009, pp. 469-480.
16. B. Liu et al., "Digital assisted noise eliminating training for memristor crossbar based analog neuromorphic computing engine," in DAC, 2013, pp. 1-6.
17. X. Liu et al., "A heterogeneous computing system with memristor-based neuromorphic accelerators," in HPEC, 2014, pp. 1-6.
18. L. Prechelt, "Proben1-A set of neural network benchmark problems and benchmarking rules," University of Karlsruhe, Tech. Rep., 1994.
19. O. Temam, "A defect-tolerant accelerator for emerging high-performance applications," in ISCA, 2012, pp. 356-367.