Continuous real-world inputs can open up alternative accelerator designs

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2013, Pages 1-12

  Belhadj, Bilel ^a   Joubert, Antoine ^a   Li, Zheng ^b   Héliot, Rodolphe ^a   Temam, Olivier ^b  

^a CEA LETI   (France)

^b INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ACCELERATOR DESIGN; DESIGN TRADEOFF; ENERGY CONSTRAINT; ENERGY EFFICIENT; HETEROGENEOUS MULTI-CORES; MICRO ARCHITECTURES; SIGNAL PROCESSING APPLICATIONS; TRANSIENT FAULTS;

COMMERCE; COMPUTER ARCHITECTURE; DESIGN; SIGNAL PROCESSING;

ACCELERATION;

EID: 84881175680     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2485922.2485923     Document Type: Conference Paper

References (43)

1. "TMS320C6000 CPU and instruction set reference guide," Texas Instruments, Tech. Rep., 2006.
2. R. S. Amant, D. A. Jimenez, and D. Burger, "Low-power, high-performance analog neural branch prediction," in International Symposium on Microarchitecture, Como, 2008.
3. J. V. Arthur and K. Boahen, "Silicon-Neuron Design: A Dynamical Systems Approach," Circuits and Systems I: Regular Papers, IEEE Transactions on, Vol. 58, no. 99, p. 1, 2011.
4. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, "The gem5 simulator," SIGARCH Comput. Archit. News, Vol. 39, no. 2, pp. 1-7, Aug. 2011.
5. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Transactions on Circuits and Systems, Vol. 47, no. 5, pp. 416-434, 2000.
6. S. Borkar, "Design perspectives on 22nm CMOS and beyond," in Design Automation Conference, Jul. 2009, pp. 93-94.
7. D. Burger, "Future Architectures will Incorporate HPUs (keynote)," in International Symposium on Microarchitecture, 2011.
8. L. N. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. V. Palem, and B. Seshasayee, "Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology," in Design, Automation and Test in Europe Conference, Munich, 2006, p. 1110.
9. A. Chanthbouala, V. Garcia, R. O. Cherifi, K. Bouzehouane, S. Fusil, X. Moya, S. Xavier, H. Yamada, C. Deranlot, N. D. Mathur, M. Bibes, A. Barthélémy, and J. Grollier, "A ferroelectric memristor.," Nature materials, Vol. 11, no. 10, pp. 860-4, Oct. 2012. [Online]. Available: http://dx.doi.org/10.1038/nmat3415
10. S. Deneve, "Bayesian Spiking Neurons I: Inference," Neural Computation, Vol. 117, pp. 91-117, 2008.
11. C. Eliasmith and C. H. Anderson, Neural Engineering: Computation, Representation and Dynamics in Neurobiological Systems. MIT Press, 2003.
12. H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Dark Silicon and the End of Multicore Scaling," in Proceedings of the 38th International Symposium on Computer Architecture (ISCA), Jun. 2011.
13. H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, "Architecture support for disciplined approximate programming," in ASPLOS, T. Harris and M. L. Scott, Eds. ACM, 2012, pp. 301-312.
14. -, "Neural Acceleration for General-Purpose Approximate Programs," in International Symposium on Microarchitecture, 2012.
15. K. Fan, M. Kudlur, G. S. Dasika, and S. A. Mahlke, "Bridging the computation gap between programmable processors and hardwired accelerators," in HPCA. IEEE Computer Society, 2009, pp. 313-322.
16. W. Gerstner and W. M. Kistler, Spiking Neuron Models. Cambridge University Press, 2002.
17. T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, "Large-Scale Field-Programmable Analog Arrays for Analog Signal Processing," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 52, no. 11, pp. 2298-2307, 2005.
18. R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz, "Understanding sources of inefficiency in general-purpose chips," in International Symposium on Computer Architecture. New York, New York, USA: ACM Press, 2010, p. 37.
19. A. Hashmi, A. Nere, J. J. Thomas, and M. Lipasti, "A case for neuromorphic ISAs," in International Conference on Architectural Support for Programming Languages and Operating Systems. New York, NY: ACM, 2011.
20. A. Joubert, B. Belhadj, O. Temam, and R. Heliot, "Hardware Spiking Neurons Design: Analog or Digital?," in International Joint Conference on Neural Networks, Brisbane, 2012.
21. M. D. Kruijf, S. Nomura, and K. Sankaralingam, "Relax: An Architectural Framework for Software Recovery of Hardware Faults," in International Symposium on Computer Architecture. Saint-Malo: ACM Press, 2010.
22. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in International Symposium on Field Programmable Gate Arrays, ser. FPGA '06. New York, NY, USA: ACM, Feb. 2006, pp. 21-30.
23. G. Lemieux, E. Lee, M. Tom, and A. Yu, "Directional and Single-Driver Wires in FPGA Interconnect," in International Conference on Field-Programmable Technology. IEEE, 2004, pp. 41-48.
24. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 42. New York, NY, USA: ACM, 2009, pp. 469-480.
25. C. Mead, Analog VLSI and Neural Systems. Addison-Wesley, 1989.
26. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D. Modha, "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm," in IEEE Custom Integrated Circuits Conference. IEEE, Sep. 2011, pp. 1-4.
27. T. K. Moon and W. C. Stirling, Mathematical Methods and Algorithms for Signal Processing. Prentice Hall, 1999.
28. A. Rose, Advances in Electronics, Vol. 1, L. N. Y. A. P. Martin, Ed., 1948.
29. U. Rutishauser and R. J. Douglas, "State-dependent computation using coupled recurrent networks," Neural computation, Vol. 21, no. 2, pp. 478-509, 2009.
30. R. Sarpeshkar and M. O'Halloran, "Scalable hybrid computation with spikes.," Neural computation, Vol. 14, no. 9, pp. 2003-2038, 2002.
31. J. Schemmel, J. Fieres, and K. Meier, "Wafer-scale integration of analog neural networks," in International Joint Conference on Neural Networks. Ieee, Jun. 2008, pp. 431-438.
32. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S.-C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. Civit Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares-Barranco, "CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking.," IEEE transactions on neural networks, Vol. 20, no. 9, pp. 1417-38, Sep. 2009.
33. S. Sethumadhavan, R. Roberts, and Y. Tsividis, "A Case for Hybrid Discrete-Continuous Architectures," IEEE Computer Architecture Letters, Vol. 99, no. Rapid Posts, 2011.
34. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. L. Olsen, "Neurotech for neuroscience: unifying concepts, organizing principles, and emerging tools.," The Journal of neuroscience: the official journal of the Society for Neuroscience, Vol. 27, no. 44, pp. 11 807-19, Oct. 2007.
35. M. V. Srinivasan and G. D. Bernard, "A proposed mechanism for multiplication of neural signals," Biological Cybernetics, Vol. 21, no. 4, pp. 227-236, 1976.
36. Steve Keckler, "Life After Dennard and How I Learned to Love the Picojoule (keynote)," in International Symposium on Microarchitecture, Sao Paolo, Dec. 2011, p. Keynote presentation.
37. O. Temam, "A Defect-Tolerant Accelerator for Emerging High-Performance Applications," in International Symposium on Computer Architecture, Portland, Oregon, 2012.
38. O. Temam and R. Heliot, "Implementation of signal processing tasks on neuromorphic hardware," in International Joint Conference on Neural Networks. IEEE, Jul. 2011, pp. 1120-1125.
39. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "StreamIt: A Language for Streaming Applications," in Compiler Construction, ser. Lecture Notes in Computer Science, Vol. 2304. Berlin, Heidelberg: Springer, Mar. 2002.
40. B. P. Tripp and C. Eliasmith, "Population models of temporal differentiation.," Neural computation, Vol. 22, no. 3, pp. 621-659, 2010.
41. A. van Schaik, "Building blocks for electronic spiking neural networks.," Neural networks, Vol. 14, no. 6-7, pp. 617-628, 2001.
42. G. Venkatesh, J. Sampson, N. Goulding-hotta, S. K. Venkata, M. B. Taylor, and S. Swanson, "QsCORES: Trading Dark Silicon for Scalable Energy Efficiency with Quasi-Specific Cores Categories and Subject Descriptors," in International Symposium on Microarchitecture, 2011.
43. R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses," IEEE Transactions on Neural Networks, Vol. 18, no. 1, pp. 253-265, 2007.