Small signal characteristics of thin film single halo SOI MOSFET for mixed mode applications

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2003-January, Issue , 2003, Pages 110-115

  Hakim, Najeeb Ud Din ^a   Rao, V Ramgopal ^a   Vasi, J ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

Author keywords

Analog circuits; Capacitance; CMOS logic circuits; CMOS technology; Impurities; MOSFET circuits; Silicon on insulator technology; System on a chip; Transconductance; Transistors

Indexed keywords

ANALOG CIRCUITS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; CHARACTERIZATION; CMOS INTEGRATED CIRCUITS; DESIGN; ELECTRIC BREAKDOWN; ELECTRIC INSULATORS; ELECTRIC RESISTANCE; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; IMPURITIES; MIXED SIGNAL INTEGRATED CIRCUITS; MOSFET DEVICES; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS; THIN FILMS; TRANSCONDUCTANCE; TRANSISTORS; VLSI CIRCUITS;

ANALOG AND MIXED SIGNALS; CMOS LOGIC CIRCUITS; CMOS TECHNOLOGY; DRAIN JUNCTION CAPACITANCE; EXPERIMENTAL CHARACTERIZATION; LOW IMPURITY CONCENTRATIONS; MOSFET CIRCUITS; SYSTEM ON A CHIP;

SILICON ON INSULATOR TECHNOLOGY;

EID: 84941364954     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2003.1183123     Document Type: Conference Paper

References (16)

1. E. Sano, T. Tsukahara and A. Iwata, "Performance limits of mixed analog/digital circuits with scaled MOSFET's," IEEE J. Solid-State Circuits, vol. 23, pp. 924-949, Aug 1988.
2. J.P. Colinge, "Fully Depleted SOI CMOS for Analog Applications," IEEE Trans. Electron Devices, vol. 45, pp.1010-1016, May 1998.
3. D.Flandre, B.Gentinne, J.P.Eggermont and P. Jespers, "Design of Thin-Film Fully Depleted SOI CMOS Analog Circuits Significantly Outperforming Bulk Implementations," Proceedings of the IEEE International SOI Conference, Nantucket, MA, USA, pp.99-100, 1994.
4. L. Demeus and D. Flandre, "Comparison of charge injection in SOI and bulk MOS analog switches," Proceedings of the IEEE International SOI Conference," Fish Camp, CA, USA pp.104-105, 1997.
5. G. Shahidi, et al., "Mainstreaming of the SOI technology," Proceedings of 1999 IEEE International SOI Conference, California, USA, pp. 1-4, 1999.
6. Shinji Odanaka and Akira Hiroki, "Potential Design and Transport Property of 0.1 - μm MOSFET with Asymmetric Channel Profile," IEEE Trans. Electron Device, vol. 44, pp.595-600, April 1997.
7. B.Cheng, V. Ramgopal Rao, B.Ikegami, and J.C.S.Woo, "Realization of sub 100 nm asymmetric Channel MOSFETs with Excellent Short-Channel Performance and Reliability", Technical Digest, 28th European Solid-State Device Research Conference (ESSDERC), Bordeaux, France, 1998.
8. B. Cheng, V. Ramgopal Rao, and J. C. S. Woo, "Sub 0.18 um SOI MOSFETs Using Lateral Asymmetric Channel Profile and Ge Pre-amorphization Salicide Technology", Proceedings of the IEEE International SOI Conference, Stuart, Florida, USA, pp.113-114, 1998.
9. B.Cheng, A.Inani, V.Ramgopal Rao, and J.C.S.Woo, "Channel Engineering for High Speed Sub-1.0 V Power Supply Deep Sub-Micron CMOS", Technical Digest, Symposium on VLSI Technology, Kyoto, Japan, pp.69-70, 1999.
10. Najeeb-ud-din, M V Dunga, Aatish Kumar, V Ramgopal Rao and J. Vasi, "Characterization of Lateral Asymmetric Channel (LAC) Thin Film SOI MOSFET," Proceedings 6th International conference on solid state and integrated circuit Technology (ICSICT), pp. 655-660, vol. 1, Shanghai China, Oct, 2001.
11. Najeeb-ud-din, Mohan V. Dunga, Aatish Kumar, J.Vasi, V.Ramgopal Rao Baohong Cheng, J.C.S.Woo "Analysis of Floating Body Effects in Thin Film Conventional and Single Pocket SOI MOSFETs using the GIDL Current Technique" IEEE Electron Device Letters, vol.23 pp. 209-211 April 2002.
12. TSUPREM4, two-dimensional process Simulation Program, version 4.1, Technology Modeling Associates, Inc., Sunnyvale, California.
13. S. Mohapatra, V.Ramgopal Rao, C.D. Parikh, J. Vasi, B. Cheng and J. C. S. Woo, "A Study of 100 nm Channel Length Asymmetric MOSFETs by Using Charge Pumping", Microelectronics Engineering, vol. 48, pp.193-196, 1999.
14. Medici, Two Dimensional Device Simulation Program, version 1999.4, Avant! Corporation, Fremont CA, USA, 2000.
15. Y-C Tseng, W.M. Haung, D.C. Diaz, J.M. Ford, and J.C.S. Woo, "A.C. Floating-Body Effects in Submicron Fully Depleted SOI nMOSFET's and the impact on Analog Applications," IEEE Electron Devices Lett., vol.19, pp.351-353, Sep. 1998.
16. M. Chan, B. Yu, Z-J. Ma, C.T. Nguyen, C. Hu, P.K. Ko, "Comparative study of fully depleted and bodygrounded non fully depleted SOI MOSFETs for high performance analog and mixed signal circuits," IEEE Trans. Electron Device, vol. 42, pp.1975-1981, Nov.1995.