메뉴 건너뛰기




Volumn 19, Issue 9, 1998, Pages 351-353

AC floating-body effects in submicron fully depleted (FD) SOI nMOSFET's and the impact on analog applications

Author keywords

CMOS; Silicon on insulator

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC DISTORTION; ELECTROMAGNETIC DISPERSION; SILICON ON INSULATOR TECHNOLOGY; SPURIOUS SIGNAL NOISE;

EID: 0032165467     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/55.709641     Document Type: Article
Times cited : (15)

References (14)
  • 2
    • 0028735418 scopus 로고
    • Dynamic floating-body instabilities in partially depleted SOI CMOS circuits
    • D. Suh and J. Fossum, "Dynamic floating-body instabilities in partially depleted SOI CMOS circuits," in IEEE IEDM Tech. Dig., 1994, pp. 661-664.
    • (1994) IEEE IEDM Tech. Dig. , pp. 661-664
    • Suh, D.1    Fossum, J.2
  • 4
    • 0030241117 scopus 로고    scopus 로고
    • D methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA
    • Sept.
    • D methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE J. Solid-State Circuits, vol. 31, pp. 1314-1319, Sept. 1996.
    • (1996) IEEE J. Solid-State Circuits , vol.31 , pp. 1314-1319
    • Silveira, F.1    Flandre, D.2    Jespers, P.G.A.3
  • 6
    • 0032069645 scopus 로고    scopus 로고
    • Empirical correlation between AC kink and low-frequency noise overshoot in SOI MOSFET's
    • May
    • Y.-C. Tseng, W. M. Huang, P. J. Welch, J. Ford, and J. C. S. Woo, "Empirical correlation between AC kink and low-frequency noise overshoot in SOI MOSFET's," IEEE Electron Device Lett., vol. 19, pp. 157-159, May 1998.
    • (1998) IEEE Electron Device Lett. , vol.19 , pp. 157-159
    • Tseng, Y.-C.1    Huang, W.M.2    Welch, P.J.3    Ford, J.4    Woo, J.C.S.5
  • 7
    • 0343329503 scopus 로고
    • Ph.D. dissertation, Univ. Twente, Enschede, Netherlands
    • K. Bult, "Analog CMOS square-law circuits," Ph.D. dissertation, Univ. Twente, Enschede, Netherlands, 1988.
    • (1988) Analog CMOS Square-law Circuits
    • Bult, K.1
  • 8
    • 0029287689 scopus 로고
    • A physical charge-based model for nonfullydepleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits
    • Apr.
    • D. Suh and J. G. Fossum, "A physical charge-based model for nonfullydepleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits," IEEE Trans. Electron Devices, vol. 42, pp. 728-737, Apr. 1995.
    • (1995) IEEE Trans. Electron Devices , vol.42 , pp. 728-737
    • Suh, D.1    Fossum, J.G.2
  • 9
    • 0023961488 scopus 로고
    • Reduction of kink effect in thin-film SOI MOSFET's
    • J.-P. Colinge, "Reduction of kink effect in thin-film SOI MOSFET's," IEEE Electron Device Lett., vol. 9, no. 2, pp. 97-99, 1988.
    • (1988) IEEE Electron Device Lett. , vol.9 , Issue.2 , pp. 97-99
    • Colinge, J.-P.1
  • 12
    • 0030127650 scopus 로고    scopus 로고
    • Modeling and application of fully depleted SOI MOSFET's for low voltage, low power analogue CMOS circuits
    • D. Flandre, L. F. Ferrerira, P. G. A. Jespers, and J.-P. Colinge, "Modeling and application of fully depleted SOI MOSFET's for low voltage, low power analogue CMOS circuits," Solid-State Electron., vol. 39, no. 4, pp. 455-460, 1996.
    • (1996) Solid-State Electron. , vol.39 , Issue.4 , pp. 455-460
    • Flandre, D.1    Ferrerira, L.F.2    Jespers, P.G.A.3    Colinge, J.-P.4
  • 13
    • 0031380675 scopus 로고    scopus 로고
    • An alternative gate electrode material of fully depleted SOI CMOS for low power applications
    • T. C. Hsiao, A. W. Wang, K. Saraswat, and J. C. S. Woo, "An alternative gate electrode material of fully depleted SOI CMOS for low power applications," in IEEE Int. SOI Conf. Proc., 1997, pp. 20-21.
    • (1997) IEEE Int. SOI Conf. Proc. , pp. 20-21
    • Hsiao, T.C.1    Wang, A.W.2    Saraswat, K.3    Woo, J.C.S.4
  • 14
    • 11644268615 scopus 로고    scopus 로고
    • Source/drain engineering with Ge large angle tilt implantation and pre-amorphization to improve current drive and alleviate floating body effects of thin film SOI MOSFET's
    • T. C. Hsiao, P. Liu, W. T. Lynch, and J. C. S. Woo, "Source/drain engineering with Ge large angle tilt implantation and pre-amorphization to improve current drive and alleviate floating body effects of thin film SOI MOSFET's," in Proc. 27th Eur. Solid-State Device Res. Conf., 1997, pp. 516-519.
    • (1997) Proc. 27th Eur. Solid-State Device Res. Conf. , pp. 516-519
    • Hsiao, T.C.1    Liu, P.2    Lynch, W.T.3    Woo, J.C.S.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.