Technological exploration of RRAM crossbar array for matrix-vector multiplication

20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Volumn , Issue , 2015, Pages 106-111

  Gu, Peng ^a   Li, Boxun ^a   Tang, Tianqi ^a   Yu, Shimeng ^b   Cao, Yu ^b   Wang, Yu ^a   Yang, Huazhong ^a  

^a TSINGHUA UNIVERSITY   (China)

^b Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ECONOMIC AND SOCIAL EFFECTS; ENERGY EFFICIENCY; METALS; PATTERN RECOGNITION; SUPPORT VECTOR MACHINES; VECTORS;

COMPUTATIONALLY INTENSIVE ALGORITHMS; HARDWARE REALIZATION; INTERCONNECT RESISTANCE; MATRIX VECTOR MULTIPLICATION; PHYSICAL FEASIBILITY; RANDOM ACCESS MEMORY; RECOGNITION ACCURACY; SIGNAL FLUCTUATIONS;

RRAM;

EID: 84926459123     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2015.7058989     Document Type: Conference Paper

References (20)

1. J.-W. Jang, S. B. Choi, and V. K. Prasanna, "Energy-and time-efficient matrix multiplication on fpgas," TVLSI, 2005.
2. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel, "Optimization of sparse matrix-vector multiplication on emerging multicore platforms," Parallel Computing, 2009.
3. C. Xu et al., "Design implications of memristor-based rram cross-point structures," in DATE, 2011.
4. Y. Wang, B. Li, R. Luo, Y. Chen, N. Xu, and H. Yang, "Energy efficient neural networks for big data analytics," in DATE, 2014.
5. M. Hu et al., "Hardware realization of bsb recall function using memristor crossbar arrays," in DAC, 2012.
6. B. Li et al., "Memristor-based approximated computation," in ISLPED, 2013.
7. H. Li et al., "Memristor crossbar-based neuromorphic computing system: A case study," Neural Networks and Learning Systems, IEEE Transactions on, 2014.
8. B. Li et al., "Training itself: Mixed-signal training acceleration for memristor-based neural network." in ASP-DAC, 2014.
9. Y. Deng et al., "Rram crossbar array with cell selection device: A device and circuit interaction study," TED, 2013.
10. ITRS, "International technology roadmap for semiconductors," 2013.
11. S. Yu et al., "A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation," Advanced Materials, 2013.
12. K. Seo et al., "Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device," Nanotechnology, 2011.
13. T. Chang, S.-H. Jo, and W. Lu, "Short-term memory to long-term memory transition in a nanoscale memristor," ACS nano, 2011.
14. Z. Fang et al., "Multilayer-based forming-free rram devices with excellent uniformity," IEEE Electron Device Letters, 2011.
15. H.-S. Wong et al., "Met al.-oxide rram," Proceedings of the IEEE, 2012.
16. S. Kannan et al., "Sneak-path testing of crossbar-based nonvolatile random access memories," TNANO, 2013.
17. S.-C. Wong, G.-Y. Lee, and D.-J. Ma, "Modeling of interconnect capacitance, delay, and crosstalk in vlsi," Semiconductor Manufacturing, IEEE Transactions on, 2000.
18. A. Kawahara et al., "Filament scaling forming technique and levelverify-write scheme with endurance over 107 cycles in reram," in ISSCC, 2013.
19. L. Wang, Support Vector Machines: theory and applications. Springer, 2005.
20. C. M. Bishop et al., Pattern recognition and machine learning. Springer, 2006.