Evolutionary electronics: Automatic design of electronic circuits and systems by genetic algorithms

Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms

Volumn , Issue , 2001, Pages 1-299

  Zebulum, Ricardo Salem ^a   Pacheco, Marco Aurélio C ^a   Vellasco, Marley Maria B R ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84923978328     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Book

References (182)

1. Cohoon, J.P. and Paris, W.D., Genetic Algorithms in Engineering Systems, The Institute of Electrical Engineers, London, 1997.
2. Louis, S.J. and Rawlins, J.E., Designer genetic algorithms: genetic algorithms in structure design, ICGA-91, in Proc. of the Fourth International Conference on Genetic Algorithms, Belew, R.K., Booker, L.B., and Kauffman, M., Eds., 1991, 53.
3. DeGaris, H., Evolvable Hardware: Genetic Programming of a Darwin Machine, in Artificial Neural Nets and Genetic Algorithms, Albretch, R.F., Reeves, C.R., and Steele, N.C., Eds., Springer-Verlag, New York, 1993.
4. Vassilev, V.K., Fogarty, T.C., and Miller, J.F., Information characteristics and the structure of landscapes, in Evolutionary Computation, 8, 1, MIT Press, Cambridge, 2000, 31.
5. Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., and Li, W., Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits, in Proc. of the First NASA DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D. and Lohn, J., Eds., IEEE Computer Press, 1999, 76.
6. Quarles, T., Newton, A. R., Pederson, D. O., and Sangiovanni-Vincentelli, A., SPICE3 Version 3f5 User’s Manual, Department of Electrical Engineering and Computer Science, University of California, Berkeley, California, 1994.
7. SMASH User and Reference Manual, Dolphin Integration, France, 1993.
8. Thompson, A., Harvey, I., and Husbands, P., Unconstrained evolution and hard consequences, in Towards Evolvable Hardware: An International Workshop, Lausanne, Swiss, 1995, 2. Chapter of book: Towards Evolvable Hardware: The evolutionary engineering approach, Sanchez, E. and Tomassini, M., Eds., Springer-Verlag LNCS 1062, 1996, 136.
9. Thompson, A. and Layzell, P., Analysis of unconventional evolved electronics, Communications of the ACM, Yao, X., Ed., 42, 4, 1999, 71.
10. Winston, P.H., Artificial Intelligence, 3rd ed., Addison-Wesley, Reading, MA, 1992.
11. Kirkpatrick, S., Gelatt, C.D., Jr., and Vecchi, M.P., Optimization by simulated annealing, Science, 220, 1983, 671.
12. Higuchi, T. et al., Evolvable hardware and its applications to pattern recognition and fault-tolerant systems, in Towards Evolvable Hardware: An International Workshop, Lausanne, Swiss, 1995, 2. Chapter of book: Towards Evolvable Hardware: The evolutionary engineering approach, Sanchez, E., and Tomassini, M., Eds., vol. 1062, LNCS, Springer-Verlag, 1996, 118.
13. Thompson A., Evolving electronic robot controllers that exploit hardware resources, CSRP 368, in: Advances in artificial life, Proceedings of the 3rd European Conference on Artificial Life (ECAL95), Springer-Verlag Lecture Notes in Artificial Intelligence, 929, 1995, 640.
14. Hemmi, H., Mizoguchi, J., and Shimonara, K., Development and evolution of hardware behaviours, in Towards Evolvable Hardware: An International Workshop, Lausanne, Swiss, 1995, 2. Chapter of book: Towards Evolvable Hardware: The evolutionary engineering approach, Sanchez, E., and Tomassini, M., Eds., vol. 1062, LNCS, Springer-Verlag, 1996, 250.
15. Grimbleby, J. B., Automatic analog network synthesis using genetic algorithms, in Proc. of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems (GALESIAS - 95), England, 1995, 53.
16. Mange, D. et al., Embryonics: A New Family of Coarse-Grained Field Programmable Gate Array with Self-Repair and Self-Reproducing Properties, in Proc. of the First Workshop on Evolvable Hardware, Towards Evolvable Hardware: The Evolutionary Engineering Approach, Sanchez, E., and Tomassini, M., Eds., vol. 1062, LNCS, Springer-Verlag, 1996.
17. Thompson, A., Silicon Evolution, in Proceedings of Genetic Programming 1996 (GP96), J.R. Koza et al., Eds., MIT Press, Cambridge, 1996, 444.
18. Sanchez, E., Mange, D., Sipper, M., Tomassini, T., Perez-Uribe, A., and Stauffer, A., Phylogeny, ontogeny and epigenesis: three sources of biological inspiration for softening hardware, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259, LNCS, Springer-Verlag, 1996, 35.
19. Koza, J.R., Bennett III, F.H., Andre, D., and Keane, M. A., Toward evolution of electronic animals using genetic programming. Artificial Life V, in Proceedings of the Fifth International Workshop on the Synthesis and Simulation of Living Systems, MIT Press, Cambridge, 1996, 327.
20. Nussbaum, P., Marchal, P., and Piguet, C., Functional organisms growing on silicon, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259, LNCS, Springer-Verlag, 1996, 139.
21. Liu, W., Murakawa, M, and Higuchi, T., ATM cell schedule by function level evolvable hardware, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259, LNCS, Springer-Verlag, 1996, 180.
22. Salami, M., Murakawa, M., and Higuchi, T., Data compression based on evolvable hardware, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259, LNCS, Springer-Verlag, 1996, 169.
23. Murakawa, M., Yoshizawa, S., and Higuchi, T., Adaptive equalization of digital communication channels using evolvable hardware, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259. LNCS, Springer-Verlag, 1996, 379.
24. Keymeulen, D., Durantez, M., Konaka, K., Kuniyoshi, Y., and Higuchi, T., Evolution of a digital circuit for a robot navigation system, in Proc. of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), Tsukuba, Japan, Goos, G., Hartmanis, J., and Leeuwen, J. van, Eds., vol. 1259, LNCS, Springer-Verlag, 1996, 195.
25. Miller, J. F., Thomson, P., and Fogarty, T., Designing electronic circuits using evolutionary algorithms, arithmetic circuits: a case study, in Genetic Algorithms Recent Advancements and Industrial Applications, Quagliarella, D., Periaux, J., Poloni, C., and Winter, G., Eds., Wiley & Sons, 1997, New York, chap. 6.
26. Layzell, P., A new research tool for intrinsic hardware evolution, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 47.
27. Flockton, S. J. and Sheehan, K., Intrinsic circuit evolution using programmable analog arrays, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 144.
28. Zebulum, R.S. Titulo, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998.
29. Murakawa, M., Yoshizawa, S., Adachi, T., Suzuki, S., Takasuka, K., Iwata, M., and Higuchi, T., Analogue EHW chip for intermediate frequency filters, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 134.
30. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., Evolutionary systems applied to the synthesis of a CPU controller, in Proc. Lectures Notes in Artificial Intelligence, Second Asia-Pacific Conference on Simulated Evolution and Learning (SEAL98), Canberra, Australia, Ed., Springer-Verlag, 1998.
31. Koza, J., Bennett III, F.H., Andre, D., Keane, M.A., and Dunlap, F., Automated synthesis of analog electrical circuits by means of genetic programming, IEEE Transactions on Evolutionary Computation, 1(2), 1998, 109.
32. Thompson, A., On the automatic design of robust electronics through artificial evolution, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 13.
33. Hamilton, A., Papathanasiou, K., Tamplin, M.R., and Brandtner, T., Palmo: field programmable analog and mixed-signal VLSI for evolvable hardware, in Proc. of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 335.
34. Miller, J., On the filtering properties of evolved gate arrays, in Proc. of the First NASA/DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D., and Lohn, J., Eds., Pasadena, CA, 1999, 225.
35. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., Artificial Evolution of Active Filters: A Case Study, in Proc. of the First NASA/DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D., and Lohn, J., Eds., Pasadena, CA, 1999, 66.
36. Lohn, J.D. and Haith, G.L., A Comparison of Dynamic Fitness Schedules for Evolutionary Design of Amplifiers, in Proc. of the First NASA/DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D., and Lohn, J., Eds., Pasadena, CA, 1999, 87.
37. Linden, D.S. and Altshuler, E.E., Evolving wire antennas using genetic algorithms: a review, in Proc. of the First NASA/DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D., and Lohn, J., Eds., Pasadena, CA, 1999, 225.
38. Ridley, M., Evolution, 2nd ed., Blackwell Science, Cambridge, 1996.
39. Darwin, C.R., On the Origin of Species, John Murray, London, 1859.
40. Goldberg, D.E., Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley, Reading, MAs, 1989.
41. Thompson, A., Temperature in natural and artificial systems, in Proceedings of the Fourth European Conference on Artificial Life (ECAL97), Husbands, P. and Harvey, I., Eds., MIT Press, Cambridge, 1997, 388.
42. Churchland, P.S. and Sejnowski, T.J., The Computational Brain, MIT Press, Cambridge, 1992.
43. Bäck, T., Evolutionary algorithms and their standard instances-introduction, in Handbook of Evolutionary Computation, IOP Publishing Ltd. and Oxford University Press, New York, 1997, B1.1.
44. Bäck, T., Evolutionary algorithms and their standard instances-introduction, in Handbook of Evolutionary Computation, IOP Publishing Ltd. and Oxford University Press, New York, 1997, C1.3: 1.
45. Fogel, D.B., Evolutionary computation models-representation, in Handbook of Evolutionary Computation, IOP Publishing Ltd. and Oxford University Press, New York, 1997, C1.3: 1.
46. Fogel, D.B., Evolutionary Computation: Toward a New Philosophy of Machine Intelligence, IEEE, Piscataway, NJ.
47. Fogel, L.J., Owens, A.J., and Walsh, M.J., Artificial Intelligence Through Simulated Evolution, John Wiley & Sons, New York, 1966.
48. Hancock, P.J.B., An empirical comparison of selection methods in evolutionary algorithms, Evolutionary Computing, AISB Workshop, Leeds, GB, in Lecture Notes in Computer Science, 865, Fogarty, T.C., Ed., 1994, 80.
49. Blickle, T., Theory of Evolutionary Algorithms and Application to System Synthesis, Ph.D. thesis, Swiss Federal Institute of Technology, Zurich, 1996.
50. Harvey, I., The Artificial Evolution of Adaptive Behaviour, Ph.D. thesis, University of Sussex, School of Cognitive and Computing Sciences (COGS), 1993.
51. Friedberg, R.M., A learning machine: part I, IBM J. 2 2-13, 1958.
52. Fraser, A.S., Simulation of genetic systems by automatic digital computers, Aust. J. Biol. Sci., 10, 484, 1957.
53. Bremermann, H.J., Optimization through evolution and recombination. Selforganizing systems, Yovits, M.C. et al., Eds., Washington, DC, 1962.
54. Box, G.E.P., Evolutionary operation: a method for increasing industrial productivity, Appl. Stat., 6, 81, 1957.
55. Fogel, L.J., Autonomous automata, Industrial Res. 4, 14-9, 1962.
56. De Jong, K., Fogel D.B., and Schwefel H-P., A history of evolutionary computation, in Handbook of Evolutionary Computation, IOP Publishing Ltd. and Oxford University Press, New York, 1997, A2.3.
57. Lichtfuß, H.J., Evolution eines Rohrkrümmers Dipl.-Ing. thesis, Technical University of Berlin, Hermann Föttinger Institute for Hydrodynamics, Berlin, 1965.
58. Schwefel, H.P., Experimentelle optimierung einer zweiphasendüse teil I, AEG Research Institute Project MHD-Staustrahlrohr 11034/68, Technical Report 35, 1968.
59. Holland, J.H., Adaptation in natural and artificial systems, University of Michigan Press, Ann Arbor, 1975.
60. Grimbleby, J.B., Automatic analogue network synthesis using genetic algorithms, in Proceedings of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems (GALESIAS - 95), England, 1995, 53.
61. Miller, J.F., Thomson, P., and Fogarty, T., Designing electronic circuits using evolutionary algorithms. Arithmetic circuits: A case study, in Genetic Algorithms: Recent Advancements and Industrial Applications, Quagliarella, D. et al., Eds., John Wiley & Sons, New York, 1997.
62. Pacheco, M.A., Algoritmos Genéticos: Princípios e Aplicações, INTERCON99: V Congreso Internacional de Ingeniería Electrónica, Elétrica Y Sistemas, Lima, 1999, 11.
63. Koza, J.R., Genetic Programming II, MIT Press, Cambridge, Massachusetts, 1994.
64. Koza, J.R., Genetic Programming, MIT Press, Cambridge, 1992.
65. Ridley, M., Evolution, 2nd ed., Blackwell Science, Cambridge, 1996.
66. Blickle, T., Theory of Evolutionary Algorithms and Application to System Synthesis, Ph.D. thesis, Swiss Federal Institute of Technology, Zurich, 1996.
67. Koza, J.R., Genetic Programming II, MIT Press, Cambridge, 1994.
68. Goldberg, D.E., Deb, K., and Korb, D., An Investigation of Messy Genetic Algorithms, Technical Report TCGA 90005, TCGA, University of Alabama, 1990.
69. Smith, S.F., A Learning System Based on Genetic Adaptive Algorithms, Ph.D. thesis, Department of Computer Science, University of Pittsburgh, EUA, 1980.
70. Harvey, I., The Artificial Evolution of Adaptive Behaviour, Ph.D. thesis, University of Sussex, School of Cognitive and Computing Sciences (COGS), 1993.
71. Zebulum, R.S., Stoica, A., and Keymeulen, D., A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution, ICES2000, 274, vol. 1801, LNCS, Springer-Verlag.
72. Goldberg, D.E., Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley, Reading, MAs, 1989.
73. Bishop, O., Practical Electronic Filters, Babani Electronics Books, 1991.
74. Banzhaf, W., Francone, F., and Nordin, P., On some emergent properties of variable size evolutionary algorithms, in http://www.ai.mit.edu/people/unamay/icga-submissions.html, ICGA’97 Workshop on Evolutionary Computation with Variable Size Representation, 1997.
75. Wu, A. and Lindsay, R., Empirical Studies of the Genetic Algorithm with Noncoding Segments, in Evolutionary Computation, 3 (2), 121.
76. Harvey, I. and Thompson, A., Through the labyrinth evolution finds a way: a silicon ridge, in Proceedings of the First International Conference on Evolvable Systems (ICES96), vol. 1259, LNCS, Springer-Verlag, 1997, 406.
77. Thompson, A., Temperature in natural and artificial systems, in Proceedings of the Fourth European Conference on Artificial Life (ECAL97), Husbands, P. and Harvey, I., Eds., MIT Press, Cambridge, 1997, 388.
78. Gero, J.S., Novel models in evolutionary designing, in Proceedings of Second Asia-Pacific Conference on Simulated Evolution and Learning (SEAL98), Volume 2, Canberra, Australia, November 1998.
79. Fonseca, C.M., Fleming, P.J., An overview of evolutionary algorithms, in Multiobjective Optimization, Evolutionary Computation Journal, IT Press, Cambridge, 3, 1, 1995, 1.
80. Wilson, P.B. and Macleod, M.D., Low implementation cost IIR digital filter design using genetic algorithms, in IEE/IEEE Workshop on Natural Algorithms in Signal Processing, Chelmsford, UK, IEE, 1, 1993, 4.
81. Schaffer, J.D., Multiple objective optimization with vector evaluated genetic algorithms, in Genetic Algorithms and Their Applications: Proceedings of the Frist International Conference on Genetic Algorithms, Grefenstette, J.J., Ed., Lawrence Erlbaum, Hillsdale, NJ, 1985, 93.
82. Forrest, S. and Mitchell, M., What makes a problem hard for a genetic algorithm? Some anomalous results and their explanation, in Machine Learning 13, 285.
83. Horn, J. and Nafpliotis, N., Multiobjective optimization using the niched Pareto genetic algorithm, IlliGAL Report 93005, University of Illinois, Urbana-Champaign, 1993.
84. Cieniawski, S.E., An investigation of the ability of genetic algorithms to generate the tradeoff curve of a multi-objective groundwater monitoring problem, Master’s thesis, University of Illinois, Urbana-Champaign, 1993.
85. Haykin, S., Neural Networks - A Comprehensive Foundation, Mcmillan College Publishing Co., 1998.
86. Whitley, D., Deception, Dominance and implicit parallelism in genetic search, in Annals of Mathematics and Artificial Intelligence, 5, 1992, 49.
87. Davidor, Y., A naturally occuring niche and species phenomenon: The model and first results, in Genetic Algorithms: Proceedings of the Fourth International Conference, Belew, R.K. and Booker, L.B., Eds., Morgan Kaufmann, San Mateo, CA, 1991, 257.
88. Mitchell, M., Forrest, S., and Holland, J., The royal road for genetic algorithms: fitness landscapes and GA performance, in Toward a Practice of Autonomous Systems: Proceedings of the First European Conference on Artificial Life, Varela, F. and Bourgine, P., Eds., MIT Press, Cambridge, 1991.
89. Rowe, J. and East, I., Deception and GA-hardness, in Proceedings of the 1NWGA, Vassa, Finland, Alander, J., Ed., 1995, 165.
90. Mitchell, M., Holland, J., and Forrest, S., When will a genetic algorithm outperform hill climbing?, in Advances in Neural Information Processing Systems 6, Cowan, J., Tesauro, G., and Alspector, J., Eds., Morgan Kaufmann, San Mateo, CA, 1994.
91. Jones, T., A description of Holland’s royal road function, in Evolutionary Computation, 2 (4), 409.
92. Schaffer, J.D., Caruana, R., Eschelman, L. J., and Das, R., A study of control parameters affecting online performance of genetic algorithms for function optimization, in Proceedings of the Third International Conference on Genetic Algorithms, Shaffer, D., Ed., Morgan Kaufmann, San Mateo, CA, 1989.
93. Miller, J.F., and Thomson, P., Combinational and sequential logic optimization using Genetic Algorithms, in Proceedings of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems (GALESIAS - 95), UK, 1995, 34.
94. Laker, K.R., and Sansen, W., Design of Analog Integrated Circuits and Systems, Mc Graw-Hill, New York, 1994.
95. Zebulum, R.S., Pacheco, M.A.C., and Vellasco, M.M.B.R., A novel multiobjective optimisation methodology applied to synthesis of CMOS operational amplifiers, in Journal of Solid-State Devices and Circuits, icroelectronics Society - SBMICRO, 8, 1, Wilhelmus Van Noije, February 2000, 10.
96. Salazar, F.A., Projeto de Células CMOS Analógicas de Baixo Consumo a Partir de Transistores Operando em Inversão Fraca, Master Thesis, Electric Engineering Dept., Catholic University, Rio de Janeiro, Brazil, 1996.
97. Mazumder, P., and Rudnick, E., Genetic Algorithms for VLSI Design, Layout and Test Automation, Prentice-Hall, New York, December 1998.
98. Esbensen, H., and Dreschler, R., Evolutionary algorithms in computer aided design of integrated circuits, Winter School in Evolvable Algorithms, Course Notes, Denmark Technical University, Janeiro, 1998.
99. Green, D., Modern Logic Design, Electronic Systems Engineering Series, Addison-Wesley, Reading, MA, 1986.
100. Bryant, R. E., Graph-based algorithms for Boolean functions manipulation, IEEE Transactions on Computers, Vol. C-35, 8, August 1986, 677.
101. Esbensen, H., and Dreschler, R., Evolutionary algorithms in computer aided design of integrated circuits, Winter School in Evolvable Algorithms, Course Notes, Denmark Technical University, January, 1998.
102. Drechsler, R., Becker, B., and Gockel, N., A genetic algorithm for minimization of fixed polarity Reed-Muller expressions, in International Conference on Artificial Neural Networks and Genetic Algorithms, 1995, 392.
103. Drechsler, R, Becker, B., and Gockel, N., A genetic algorithm for variable ordering of OBDDs, in International Workshop on Logic Synthesis, 1995, P5c.5.55-5.64, 1995.
104. Esbensen, H., and Kuh, E.S., EXPLORER: an interactive floorplaner for design space exploration, European Design Automation Conference, Switzerland, September 1996.
105. Esbensen, H., A Macro-cell global router based on two genetic algorithms, European Design Automation Conference, Grenoble, September 1994, 428.
106. Rogenmoser, R., Kaeslin, H., and Blickle, T., Stochastic methods for transis tor size optimization of CMOS VLSI Circuit, in Parallel Problem Solving from Nature IV, vol. 1141, LNCS, Springer-Verlag, 1996, 849.
107. Corno, F., Prinetto, P., Rebaudengo, M., and Reorda, M.S., GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits, IEEE Transactions on Computer-Aided Design, 15, 8, August 1996, 943.
108. Johns, D.A. and Martin, K., Analog Integrated Circuit Design, John Wiley & Sons, New York, 1997.
109. Laker, K.R. and Sansen, W., Design of Analog Integrated Circuits and Systems, Mc Graw-Hill, New York, 1994.
110. Lohn, J.D. and Colombano, S.P., Automated analog circuit synthesis using a linear representation, in Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, September, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 125.
111. Sussman, G.J. and Stallman, R.M., Heuristic techniques in computer-aided circuit analysis, IEEE Transactions on Circuits and Systems, vol. 22, 1975.
112. Harjani, R., Rutembar, R.A., and Carey, L.R., A prototype framework for knowledge-based analog circuit synthesis, in Proceedings of 24th Design Automation Conference, 1987.
113. Ochotta, E. S., Rutenbar, R. A., and Carley, L. R., Synthesis of high-performance analog circuits in ASTRX/OBLX, IEEE Transactions on Computer-Aided Design, vol. 15, pp. 273-294, 1996.
114. Grimbleby, J.B., Automatic analogue network synthesis using genetic algorithms, in Proceedings of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems (GALESIAS - 95), England, 1995, 53.
115. Horrocks, D.H. and Spittle, M.C., Component value selection for active filters using genetic algorithms, First On-line Workshop on Soft Computing (WSC1), Special Session on, August 1996, 19.
116. Ellis, M., Electronic Filter Analysis and Synthesis, Artech House Inc., 1994.
117. Koza, J.R., Bennett III, F.H., Andre, D., and Keane, M.A, Toward evolution of electronic animals using genetic programming, in Artificial Life V: Proceedings of the Fifth International Workshop on the Synthesis and Simulation of Living Systems, MIT Press, Cambridge, 1996.
118. Bishop, O., Practical Electronic Filters, Babani Electronics Books, 1991.
119. Koza, J.R., Bennett III, F.H., Forrest, H.K., Martin, A., and Andre, D., Evolution of a time-optimal fly-to controller circuit using genetic programming, Koza, J.R. et al., Eds., Genetic Programming 1997: Proceedings of the Second Annual Conference, July 13-16, 1997, Stanford University, San Francisco, Morgan Kaufmann, San Manteo, CA, 207.
120. Koza, J.R., Bennett III, F.H., Andre, D., and Keane, M.A., Four problems for which a computer problem evolved by genetic programming is competitive with human performance, in Proceedings of 1996 IEEE International Conference on Evolutionary Computation, IEEE Press, 1.
121. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., A multi-objective optimisation methodology applied to the synthesis of low-power operational amplifiers, in Proceedings of the XIII International Conference in Microelectronics and Packaging, Vol. 1, Chueiri, I.J. and Reis, C.A.F., Eds., Curitiba, Brazil, 264.
122. Sansen, W., Low-noise wide-band amplifiers in bipolar and CMOS technologies, in notes on the course Low-noise analog CMOS & BiCMOS design, promoted by the Imperial College, February 25-27, London, England.
123. Laker, K.R. and Sansen, W., Eds., Design of Analog Integrated Circuits and Systems, Mc Graw-Hill, Singapore, 1994.
124. Blickle, T., Theory of Evolutionary Algorithms and Application to System Synthesis, Ph.D. thesis, Swiss Federal Institute of Technology, Zurich, 1996.
125. SMASH User and Reference Manual, Dolphin Integration, France, 1993.
126. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., Synthesis of CMOS operational amplifiers through genetic algorithms, in Proceedings of the Brazilian Symposium on Integrated Circuits (SBCCI98), IEEE, Rio de Janeiro, Brazil, September 1998, 125.
127. Bennett III, F.H., Koza, J.R., Andre, D., and Keane, M.A., Evolution of a 60 decibel op amp using genetic programming, in Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), vol. 1259, LNCS, 1997, Tsukuba, Japan, Springer-Verlag, October 1996, 455.
128. Zebulum, R.S., Astoica, A., and Keymeulen, D., Experiments on the evolution of digital to analog converters, in 2001 IEEE Aerospace conference (CD-ROM), March 2001, Montana.
129. Bennett III, F.H., Koza, J.R., Keane, M.A., Yu, J., Mydlowec, W., and Stiffelman, O., Evolution by means of genetic programming of analog circuits that perform digital functions, Banzhaf, W., Daida, J., Eiben, A. E., Garzon, M. H., Honavar, V., Jakiela, M., and Smith, R. E., Eds., in GECCO-99: Proceedings of the Genetic and Evolutionary Computation Conference, July 13-17, Orlando, FL, Morgan Kaufmann, San Francisco, 1999, 1477.
130. Louis, S. J. and Rawlins, J. E., Designer genetic algorithms: genetic algorithms in structure design, ICGA-91, in Proceedings of the Fourth International Conference on Genetic Algorithms, Belew, K.K. and Booker, L.B., Eds., Booker, Morgan Kaufman, San Manteo, CA, 1991, 53.
131. Liu, W., Murakawa, M., and Higuchi, T., ATM cell schedule by function level evolvable hardware, in Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware (ICES96), vol. 1259, LNCS, Tsukuba, Japan, Springer-Verlag, October, 1997, 180.
132. Zebulum, R. S., Pacheco, M. A., and Vellasco, M., Increasing length genotypes in evolutionary electronics, in http://www.ai.mit.edu/people/unamay/icgasubmissions.html, ICGA’97 Workshop on Evolutionary Computation with Variable Size Representation, July, 20, 1997.
133. Hill, F. J. and Peterson, G. R., Introduction to Switching Theory And Logical Design, ohn Wiley & Sons, New York, 3rd ed., 1981.
134. Aguirre, A.H., Coello, C.A.C., and Buckles, B.P., A genetic programming approach for logic function synthesis by means of multiplexers, in Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, IEEE Computer Society Press, Pasadena, CA, July 19-21, 1999, 46.
135. Aguirre, A., Buckles, B. P., and Coello-Coello, C., Evolutionary synthesis of logic functions using mMultiplexers, Proceedings of the 10th Conference on Smart Engineering Design (ANNIE 2000), St. Louis, November 2000, ASME press, pp. 311-316.
136. Thompson, A., Silicon evolution, in Proceedings of Genetic Programming 1996 (GP96), Koza, J.R., et al., Eds., MIT Press, Cambridge, 1996, 444.
137. Iba, H., Iwata, M., and Higuchi, T., Machine learning approach to gate-level evolvable hardware, in Proceedings of the First Conference on Evolvable Systems: From Biology to Hardware, vol. 1259, LNCS, 1997, Tsukuba, Japan, Springer-Verlag, October 1996, 327.
138. Miller, J. F., Luchian, H., Bradbeer, P. V. G., and Barclay, P. J., Using a genetic algorithm for optimising fixed polarity Reed-Muller expansions of Boolean functions, International Journal of Electronics, 76, 1994, 601.
139. Miller, J.F., Thomson, P., and Fogarty, T., Designing electronic circuits using evolutionary algorithms. Arithmetic circuits: a case study, in Genetic Algorithms Recent Advancements and Industrial Applications, Quagliarella, D. et al., Eds., John Wiley & Sons, New York, 1997.
140. Koza, J.R., Genetic Programming, MIT Press, Cambridge, 1992.
141. Schaffer, J. D., and Eshelman, L. J., Designing multiplierless digital filters using genetic algorithms, Proceedings of the Fifth International Conference on Genetic Algorithms, ICGA-93, Forrest, S., Ed., Morgan Kaufmann, San Manteo, CA, 1993, 439-444.
142. Miller, J., On the filtering properties of evolved gate arrays, in Proc. of The First NASA/DoD Workshop on Evolvable Hardware, Stoica, A., Keymeulen, D., and Lohn, J., Eds., Pasadena, 1999, 225.
143. Schaffer, J. D. and Eshelman, L. J., Designing multiplierless digital filters using genetic algorithms, in Proceedings of the Fifth International Conference on Genetic Algorithms, ICGA-93, Forrest, S., Ed., Morgan Kaufmann, San Manteo, CA, 1993, 439.
144. Brayton, R. K., Hachtel, G. D., Hemanchandra, L., Newton, R., and Sangiovanni-Vincentelli, A., A comparison of logic minimisation strategies using ESPRESSO: an APL program package for partitioned logic minimisation, in Proceedings of the International Symposium in Circuits and Systems, Rome, Italy, April 1982, 42.
145. Ellis, M., Electronic Filter Analysis and Synthesis, Artech House, 1994.
146. Mano, M.M. and Kime, C. R., Logic and Computer Design Fundamentals, Prentice-Hall, Eaglewood Cliffs, NJ, 1997.
147. Brown, S. and Rose, J., FPGA and CPLD architectures: a tutorial, IEEE Design & Test of Computers, 1996, 44.
148. Sanchez, E., Filed programmable gate array (FPGA) circuits, in Towards Evolvable Hardware: The evolutionary engineering approach, Sanchez, E. and Tomassini, M., vol. 1062, Eds., Springer-Verlag, LNCS, 1996, 1.
149. Gaudet, V. and Gilak, G.., CMOS Implementation of a current conveyor-based field programmable analog array, in 31st ASILOMAR Conference on Signals and Systems and Computers, Pacific Grove, CA, November 1997.
150. Stoica, A., Fukunaga, A., Hayworth, K., and Salazar-Lazaro, C., Evolvable hardware for space applications, in Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, September, 1998, 23. Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 166.
151. Flockton, S. and Sheehan, K., Intrinsic circuit evolution using programmable analog arrays, in Proc. of the Sec. International Conference on Evolvable Systems, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 144.
152. Ozsvald, I., Short-circuiting the design process: evolutionary algorithms for circuit design using reconfigurable analog hardware, Msc. Thesis, School of Cognitive and Computer Sciences (COGS), University of Sussex, 1998.
153. Motorola Semiconductor Technical Data. Advance Information Field Programmable Analog Array 20-Cell Version MPAA020. Motorola, Inc.
154. Easy Analog Design Software User’s Manual, Motorola Inc., 1997.
155. Hamilton, A., Papathanasiou, K., Tamplin, M. R., and Brandtner, T., Palmo, Field programmable analog and mixed-signal VLSI for evolvable hardware, in Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland.
156. Thompson, A. and Layzell, P., Analysis of unconventional evolved electronics, to be published in a special session of Communications of the ACM, Xin Yao, Ed., April 1999.
157. Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., and Li, W., Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits, in Proc. of the First NASA/DoD Workshop on Evolvable Hardware, IEEE Computer Press, July 1999, pp.76.
158. LabView Evaluation Package, Graphical Programming and Instrumentation, National Instruments, Austin, Texas.
159. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., A novel multiobjective optimisation methodology applied to synthesis of CMOS operational amplifiers, Journal of Solid-State Devices and Circuits, Microelectronics Society - SBMICRO, Noije, W. V., Ed., February 2000, vol. 8, 1.
160. Zebulum, R.S., Pacheco, M.A., Vellasco, M., A multi-objective optimisation methodology applied to the synthesis of low-power operational amplifiers, in Proceedings of the XIII International Conference in Microelectronics and Packaging, vol. 1, Chueiri, I. J. and Filho, C. A., Eds., Curitiba, Brazil, August 1998, 264.
161. Zebulum, R.S., Pacheco, M.A., and Vellasco, M., Evolutionary systems applied to the synthesis of a CPU controller, to be published in Lectures Notes in Artificial Intelligence, Springer-Verlag, 1999, Second Asia-Pacific Conference on Simulated Evolution and Learning (SEAL98), Canberra, Australia, November 1998.
162. Zebulum, R.S., et al., A reconfigurable platform for the automatic synthesis of analog circuits, in The Second NASA/DoD Workshop on Evolvable Hardware, IEEE Computer Society, Los Alamitos, Silicon Valley, California, July 13th, 2000, 91.
163. Layzell, P., A new research tool for intrinsic hardware evolution, in Proceedings of the Second International Conference on Evolvable Systems, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., LNCS, Springer-Verlag, 1998. Lattice Semiconductor Corporation, ispPAC Handbook, Programmable Analog Circuits, Sep., 1999, vol. 1478, 47.
164. DeGaris, H., Evolvable hardware: genetic programming of a Darwin machine, Artificial Neural Nets and Genetic Algorithms, Albretch, R.F., Reeves, C.R., and Steele, N.C., Eds., Springer-Verlag, New York, 1993.
165. Thompson, A., Harvey, I., and Husbands, P., Unconstrained evolution and hard consequences, in Towards Evolvable Hardware: An International Workshop, Lausanne, Swiss, 1995, 2. Chapter of book: Towards Evolvable Hardware: The evolutionary engineering approach, Sanchez, E. and Tomassini, M., Eds., Springer-Verlag LNCS 1062, 1996, 136.
166. Thompson, A., Layzell, P., and Zebulum, R., Explorations in design space: unconventional electronics design through artificial evolution, IEEE Trans. on Evolutionary Computation, vol. 3, 3, 1999, 167.
167. Santini, C.C., et al., Evolution of Analog Circuits on a Programmable Analog Multiplexer Array, IEEE Aerospace Conference, Big Sky, Montana, March 2001, 10.
168. Virtual Computer Corporation. The Reconfigurable Computer Company. What are reconfigurable computers?, in http://www.vcc.com/intro2.html.
169. Murakawa, M., Yoshizawa, S., Adachi, T., Suzuki, S., Takasuka, K., Iwata, M., and Higuchi, T., Analogue EHW chip for intermediate frequency filters, in Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland, September 23-26, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 134.
170. Johns, D. A. and Martin, K., Analog Integrated Circuit Design, John Wiley & Sons, New York, 1997.
171. Fortmann, T. E. and Hitz, K. L., An Introduction to Linear Control Systems, Mendel, J. M., Ed., Marcel Dekker, New York, 1977.
172. Ogata, K., Modern Control Engineering, Prentice-Hall, Eaglewoof Cliffs, NJ, 2nd ed., 1990.
173. Koza, J. R., Keane, M. A., Yu, J., Bennett III, F. H., and Mydlowec, W., Automatic creation of human-competitive programs and controllers by means of genetic programming, in Genetic Programming and Evolvable Machines, Kluwer Academic Publishers, 1, 121-164, 2000.
174. Linden, S. D.and Altshuler, E. E., Evolving wire antennas using gGenetic algorithms: a review, in The First NASA/DoD Workshop on Evolvable Hardware, IEEE Press, Pasadena, CA, 1999, 225.
175. Comisky, W., Koza, J. R., and Yu., J., Automatic synthesis of a wire antenna using genetic programming, in Proc. of the 2000 Genetic and Evolutionary Computation Conference, Late Breaking Papers, Las Vegas, 2000, 179.
176. Thompson, A., Evolutionary techniques for fault tolerance, in Proceedings of the UKACC International Conference on Control, (CONTROL’96), IEE Conference Publication No. 427, 1996, 693.
177. Layzell, P. and Thompson, A., Understanding inherent qualities of evolved circuits: evolutionary history as a predictor of fault tolerance, in ICES2000, International Conference on Evolvable Systems: From Biology to Hardware, LNCS 1801, Miller, J., Thompson, A., Thomson, P., and Fogarty, T. C., Eds., Edinburgh, 2000, 133.
178. Keymeulen, D., Stoica, A., and Zebulum, R., Fault-tolerant evolvable hardware using field programmable transistor arrays, in IEEE Transactions on Reliability, Special Section on Fault-Tolerant VLSI Systems, vol. 49, No. 3, IEEE Press, 2000.
179. Zebulum, R.S., Stoica, A., and Keymeulen, D., A flexible model of a CMOS field programmable transistor array targeted for hardware evolution, ICES2000, Springer-Verlag, 180, 274.
180. Gaudet, V., and Gulak, G., CMOS Implementation of a Current Conveyor-Based Field-Programmable Analog Array, 31st ASILOMAR Conference on Signals, Systems, and Computers, Pacific Grove, CA, November 1997.
181. Hamilton, A., Papathanasiou, K., Tamplin, M. R., and Brandtner, T., Palmo, Field programmable analog and mixed-signal VLSI for evolvable hardware, in Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware (ICES98), Lausanne, Switzerland.
182. Flockton, S. and Sheehan, K., Intrinsic circuit evolution using programmable analog arrays, in Proc. of the Sec. International Conference on Evolvable Systems, Sipper, M., Mange, D., and Pérez-Uribe, A., Eds., vol. 1478, LNCS, Springer-Verlag, 1998, 144.