Analogue EHW chip for intermediate frequency filters

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1478, Issue , 1998, Pages 134-143

  Murakawa, Masahiro ^a   Yoshizawa, Shuji ^a   Adachi, Toshio ^b   Suzuki, Shiro ^b   Takasuka, Kaoru ^b   Iwata, Masaya ^c   Higuchi, Tetsuya ^c  

^a UNIVERSITY OF TOKYO   (Japan)

^b Asahi Kasei Microsystems   (Japan)

^c ELECTROTECHNICAL LABORATORY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; BANDPASS FILTERS; COST REDUCTION; GENETIC ALGORITHMS; HARDWARE; INTEGRATED CIRCUITS; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; RECONFIGURABLE HARDWARE; SPECIFICATIONS;

CIRCUIT COMPONENTS; DESIGN SPECIFICATION; EFFICIENT IMPLEMENTATION; EVOLVABLE HARDWARE; GENETIC ALGORITHM (GAS); INTERMEDIATE FREQUENCIES; INTERMEDIATE FREQUENCY FILTERS; LARGE SCALE INTEGRATED CIRCUIT;

ANALOG INTEGRATED CIRCUITS;

EID: 84957357607     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0057615     Document Type: Conference Paper

References (9)

1. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. Garis, and T. Furuya. Evolvable hardware with genetic learning. In Proceedings of Simulation of Adaptive Behavior. MIT Press, 1992.
2. J. H. Holland. Adaptation in Natural and Artificial Systems. The University of Michigan Press, 1975.
3. J. Proakis. Digital Communications. Prentice Hall Inc., 1988.
4. T. Adachi, A. Ishikawa, K. Tomioka, S. Haxa, K. Takasuka, H. Hisajima, and A. Barlow. A low noise integrated AMPS IF filter. In Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, pages 159-162, 1994.
5. M. Murakawa, S. Yoshizawa, I. Kajitani, and T. Higuchi. Evolvable hardware for generalized neural networks. In Proceedings of the Fifteenth International Conference on Artificial Intelligence, pages 1146-1151. Morgan Kaufmann, 1997.
6. H. Sakanashi, M. Salami, M.Iwata, S. Nakaya, T. Yamauchi, T. Inuo, N. Kajihara, and T.Higuchi. Evolvable hardware chip for high precision printer image compression. In Proceedings of the Fifteenth National Conference on Artificial Intelligence (AAAI98), 1998.
7. I. Kajitani, T. Hoshino, D. Nishikawa, H. Yokoi, S. Nakaya, T. Yamauchi, T. Inuo, N. Kajihara, and T. Higuchi. A gate-level EHW chip; implementing GA operations and reconfigurable hardware on a single LSI. In Proceedings of the Second International Conference on Evolvable Systems, 1998.
8. J. R. Koza, F. H. Bennett III, D. Andre, M. A. Keane, and F. Dunlap. Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Transactions on Evolutionary Computation, 1(2):109-128, 1997.
9. A. Thompson. An evolved circuit, intrinsic in silicon, entwined with physics. In Proceedings of the First International Conference on Evolvable Systems, pages 390405. Springer Verlag, 1996.