Stochastic methods for transistor size optimization of CMOS VLSI circuits

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1141, Issue , 1996, Pages 849-858

  Rogenmoser, Robert ^a   Kaeslin, Hubert ^a   Blickle, Tobias ^b  

^a Integrated Systems Laboratory   (Switzerland)

^b ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; EVOLUTIONARY ALGORITHMS; GENETIC ALGORITHMS; MONTE CARLO METHODS; OPTIMIZATION; RECONFIGURABLE HARDWARE; SPICE; STOCHASTIC SYSTEMS; VLSI CIRCUITS;

CMOS CIRCUITS; DIGITAL CMOS; MONTE CARLO SCHEMES; OPTIMIZERS; SPICE SIMULATIONS; STOCHASTIC METHODS; TRANSISTOR SIZE;

PROBLEM SOLVING;

EID: 84902371037     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61723-X_1048     Document Type: Conference Paper

References (14)

1. Thomas Bäck. GENEsYs, 1992. Computer Science Department, LSXI, University of Dortmund, Baroper Str. 301, D-4600 Dortmund 50, Germany.
2. Thomas Bäck. Evolutionary AIgorithms in Theory and Practice. PhD thesis, Fachbereich Informatik, Universits Dortmund, 1994.
3. L. S. Heusler. Transistor Sizing for Timing Optimization of Combinational Digital CMOS Circuits. PhD thesis, ETH Ziirich, 1990.
4. A. M. Hill and S-M. Kang. Genetic Algorithm Based Design Optimization of CMOS VLSI Circuits. In Proceedings of the Third International Conference on Parallel Problem Solvingfrom Nature - PPSN III, pages 546-555, October 1994.
5. HSPICE - Circuit Simulator, Metasoft.
6. Heinz Mühlenbein and Dirk Schlierkamp-Voosen. Predictive models for the breeder genetic algorithm. Evolutionary Computation, 1(1), 1993.
7. Heinz Mühlenbein and Dirk Schlierkamp-Voosen. The science of breeding and its application to the breeder genetic algorithm. Evolutionary Computation, 1(4), 1993.
8. R. Rogenmoser and Q. Huang. A 375 MHz 1-μm CMOS 8-Bit Multiplier. In Proceedings of the 1995 Symposium on VLSI Circuits, pages 13-14, June 1995.
9. R. Rogenmoser and Q. Huang. An 800-MHz 1-μm CMOS Pipelined 8-bit Adder using True Single-Phase Clocked Logic-Flip-Flops. IEEE Journal of Solid-State Circuits, 31(3):401-409, March 1996.
10. C. T. Sah. Characteristics of the Metal-Oxide-Semiconductor Transistors. IEEE Transactions on Electron Devices, ED-11:324-345, July 1964.
11. H.-P. Schwefel. Numerical Optimization of Computer Models. Wiley, Chichester, 1981.
12. Gilbert Syswerda. Uniform crossover in genetic algorithms. In J. David Schaffer, editor, Proceedings of the Third International Conference on Genetic Algorithms, pages 2-9, San Mateo, CA, 1989. Morgan Kaufmann Pubfishers.
13. Darrell Whitley. The GENITOR algorithm and selection pressure: Why rank-based allocation of reproductive trials is best. In J. David Schaffer, editor, Proceedings of the Third International Conference on Genetic Algorithms, pages 116-121, San Mateo, CA, 1989. Morgan Kaufmann Publishers.
14. L. T. Wurtz. An Efficient Scaling Procedure for Domino CMOS Logic. IEEE Journal of Solid-State Circuits, 28(9):979-982, September 1993.