L2-ISA++: Instruction set architecture extensions for 4G and LTE-advanced MPSoCs

2014 International Symposium on System-on-Chip, SoC 2014

Volumn , Issue , 2014, Pages

  Arnold, Oliver ^a   Neumaerker, Felix ^a   Fettweis, Gerhard ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

4G; Customizable Processor; Data Link Layer; Instruction Set Extensions; LTE; LTE Advanced; Protocol Stack

Indexed keywords

4G MOBILE COMMUNICATION SYSTEMS; DATA LINK LAYER; ENERGY EFFICIENCY; MOBILE TELECOMMUNICATION SYSTEMS; MULTIPROCESSING SYSTEMS; PHYSICAL LAYER; PROGRAMMABLE LOGIC CONTROLLERS; RADIO BROADCASTING; SYSTEM-ON-CHIP;

BATTERY POWERED DEVICES; CUSTOMIZABLE PROCESSORS; INSTRUCTION SET ARCHITECTURE; INSTRUCTION SET EXTENSION; LTE- ADVANCED; PHYSICAL-LAYER IMPLEMENTATION; PROCESSING PERFORMANCE; PROTOCOL STACK;

COMPUTER ARCHITECTURE;

EID: 84919343976     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSOC.2014.6972439     Document Type: Conference Paper

References (26)

1. G. Fettweis and S. Alamouti, "5G: Personal mobile internet beyond what cellular did to telephony", IEEE Communications Magazine, vol. 52, no. 2, pp. 140-145, February 2014.
2. M. Qian, Y. Zhou, W. Wei, Y. Huang, Y. Wang, and J. Shi, "Efficient design and implementation of LTE UE link-layer protocol stack," Wireless Communications and Networking Conference (WCNC), pp. 895-900, 7-10 April 2013.
3. D. Szczesny, A. Showk, S. Hessel, A. Bilgic, U. Hildebrand, and V. Frascolla, "Performance analysis of LTE protocol processing on an ARM based mobile platform", Symposium on System-on-Chip (SOC 2009), pp. 56-063, October 2009.
4. D. Szczesny, S. Hessel, F. Bruns, and A. Bilgic, "On-the-fly Hardware Acceleration for Protocol Stack Processing in Next Generation Mobile Devices" in Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis, nb. 8, pp 155-162, 2009.
5. M. Al-Obaidi, H. Kittur, H. Andersson, and V. Owall, "Hardware acceleration of the robust header compression (RoHC) algorithm," Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, pp. 293-296, May 2013.
6. ETSI, "LTE-Evolved Universal Terrestrial Radio Access (E-UTRA) and Evolved Universal Terrestrial Radio Access Network (E-UTRAN), Overall description", Stage 2, Release 11, July 2013.
7. Tensilica Inc., www. tensilica. com, since March 2013 Cadence (http://www. cadence. com) [retrieved April 2014].
8. http://www. tensilica. com/uploads/pdf/108Mini. pdf
9. CoWare Inc. LISA Language Reference Manual, 2011.
10. Tensilica Inc. Tensilica Instruction Extension (TIE) Language Reference Manual, 2013.
11. ARC Inc. 750D Core Architecture Manual, 2005.
12. Farooq Khan, LTE for 4G Mobile Broadband: Air Interface Technologies and Performance, Cambridge University Press, 2009.
13. 3GPP TS 36. 300 V11. 6. 0 (2013-06), Overall description; Stage 2 (Release 11), 2013.
14. 3GPP TS 36. 323 V11. 2. 0 (2013-03), Packet Data Convergence Protocol (PDCP) specification (Release 11), 2013.
15. 3GPP TS 36. 322 V11. 0. 0 (2012-09), Radio Link Control (RLC) protocol specification (Release 11), 2012.
16. 3GPP TS 36. 321 V11. 2. 0 (2013-03), Medium Access Control (MAC) protocol specification (Release 11), 2013.
17. C. Su, T.-F. Lin, C.-T. Huang, and C.-W. Wu, "A high-throughput lowcost AES processor", IEEE Communications Magazine, vol. 41, no. 12, pp. 86-91, Dec. 2003.
18. S. Mangard, M. Aigner, and S. Dominikus, "A highly regular and scalable AES hardware architecture", IEEE Transactions on Computers, vol. 52, no. 4, pp. 483-491, April 2003.
19. J. Daemen and V. Rijmen. "The design of Rijndael: AES-the advanced encryption standard", Springer, 2002.
20. X. Zhang and K. K. Parhi, "High-speed VLSI architectures for the AES algorithm", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 957-967, Sept. 2004.
21. Internet Engineering Task Force, RFC 3095: RObust Header Compression (ROHC), July 2001.
22. 3GPP TS 33. 401 V12. 7. 0 (2013-03), Security architecture (Release 12), 2013.
23. O. Arnold, E. Matus, B. Noethen, M. Winter, T. Limberg and G. Fettweis, "Tomahawk-Parallelism and Heterogeneity in Communications Signal Processing MPSoCs", ACM Transactions on Embedded Computing Systems (TECS), Volume 13, 2014.
24. B. Noethen et al., "A 105GOPS 36mm 2 heterogeneous SDR MPSoC with energy-aware dynamic scheduling and iterative detection-decoding for 4G in 65nm CMOS", Solid-State Circuits Conference (ISSCC'14), San Francisco, USA, pp. 188-189, 2014.
25. O. Arnold, B. Noethen, and G. Fettweis, "Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit" in Proceedings of the IEEE Annual Symposium on VLSI (ISVLSI'12), 2012, pp. 249-254.
26. Tensilica Xtensa LX5, ip. cadence. com/uploads/132/LX5-pdf, since March 2013 Cadence [retrieved April 2014].