|
Volumn , Issue , 2013, Pages 293-296
|
Hardware acceleration of the robust header compression (RoHC) algorithm
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARCHITECTURAL LEVELS;
COMPRESSION ALGORITHMS;
CYCLIC REDUNDANCY CHECK;
HARDWARE ACCELERATION;
HARDWARE RESOURCES;
LEAST SIGNIFICANT BITS;
ROBUST HEADER COMPRESSION;
SYSTEM THROUGHPUT;
ALGORITHMS;
INTERNET TELEPHONY;
TABLE LOOKUP;
THROUGHPUT;
WIRELESS TELECOMMUNICATION SYSTEMS;
HARDWARE;
|
EID: 84883331261
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISCAS.2013.6571840 Document Type: Conference Paper |
Times cited : (1)
|
References (6)
|