Power reduction in network on chip links

Proceeding of the IEEE International Conference on Green Computing, Communication and Electrical Engineering, ICGCCEE 2014

Volumn , Issue , 2014, Pages

  Behere, Chetan S ^a   Gugulothu, Somulu ^a  

^a YESHWANTRAO CHAVAN COLLEGE OF ENGINEERING   (India)

Author keywords

analysis; crosstalk; low power; Network on Chip Links; selfswitching; uniform power reduction

Indexed keywords

CROSSTALK; ELECTRIC LOSSES; ELECTRIC POWER UTILIZATION; ENCODING (SYMBOLS); FAULT TOLERANT COMPUTER SYSTEMS; GREEN COMPUTING; LOW POWER ELECTRONICS; ROUTERS; SERVERS; SIGNAL ENCODING;

ANALYSIS; LOW POWER; NETWORK ON CHIP LINKS; SELF-SWITCHING; UNIFORM POWER REDUCTIONS;

NETWORK-ON-CHIP;

EID: 84910625300     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICGCCEE.2014.6922253     Document Type: Conference Paper

References (9)

1. Maurizio Palesi, Fabrizio Fazzino Giuseppe Ascia, and Vincenzo Catania, "Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip"in 12th Euromicro Conference on Digital System Desig./ Architectures, Methods and Tools, pp. 119-126, 2009
2. Deepa N. Sharma, G. Laskhminaryanan and Suryakiran Chavali K. V. R, A "Novel Encoding Scheme for Low Power in Network on Chip links". VLSID '12 Proceedings of the 2012 25th International Conference on VLSI Design Pages 257-261.
3. M. R. Stan and W. P. Burleson, "Bus invert coding for low power I/O, " IEEE Transactions on Very Large Scale Integration Systems, vol. 3, pp. 49-58, Mar. 1995.
4. K. lee et al. "SILENT: Serialized low energy transmission coding for on chip interconnection network" Computer Aided Design, 2004. ICCAD-2004, pp. 448-451.
5. Maurizio Palesi, Fabrizio Fazzino Giuseppe Ascia, and Vincenzo Catania, "Data Encoding Scheme in Networks-on-Chip"in IEEE Transaction on Computer Aided Design Of Integrated Circuit and System. VOL. 30 Nov 2011.
6. A. Jantsch, R. Lauter and A. Vitkowski, "Power analysis of link level and end to end protection in network on chip"in ISCAS, vol. 2, May 2005
7. A. Morgenshtein, I. Cidon, "Comparative analysis of serial vs parallel links in NoC, "International Symposium on system on chip 2004 pp-185-189
8. K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-power network-on-chip for highperformance soc design, " IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, pp. 148-160, 2006
9. Jaesung Lee, "On chip serialization method for low power communication" ETRI Journal vol. 32 Aug 2010