On-Chip bus serialization method for low-power communications

ETRI Journal

Volumn 32, Issue 4, 2010, Pages 540-547

  Lee, Jaesung ^a  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

Bus serialization; Low power design; Multimedia; On chip bus; System on chip

Indexed keywords

CRITICAL ISSUES; HARDWARE CIRCUITS; IS COSTS; LOW POWER; LOW-POWER COMMUNICATION; LOW-POWER DESIGN; MULTIMEDIA; ON-CHIP BUS; ON-CHIP SERIAL COMMUNICATIONS; PARALLEL COMMUNICATION; POWER CONSUMPTION; SERIAL COMMUNICATIONS; SIMULATION RESULT; TRANSITION FREQUENCIES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMMUNICATION; MOTION PICTURE EXPERTS GROUP STANDARDS; PROGRAMMABLE LOGIC CONTROLLERS;

MICROPROCESSOR CHIPS;

EID: 77955451281     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.10.0109.0447     Document Type: Article

References (22)

1. S.J. Lee et al., "An 800 MHz Star-Connected On-Chip Network for Application to Systems on a Chip," ISSCC Dig. Tech. Papers, 2003, pp. 468-469.
2. S. Kimura et al., "An On-Chip High Speed Serial Communication Method Based on Independent Ring Oscillators," ISSCC Dig. Tech. Papers, 2003, pp. 390-391.
3. K. Lee et al., "A 51 mW 1.6 GHz Network for Low-Power Heterogeneous SoC Platform," ISSCC Dig. Tech. Papers, 2004, pp. 152-153.
4. ARM, "AMBA Specification, Rev. 2.0," 1999.
5. ARM, "AMBA Specification, Rev. 2.0," 1999.
6. SuperH, "SuperHyway On-Chip Interconnect Solution," 2003.
7. Palmchip, "CoreFrame Architecture," 2002.
8. STMicroelectronics, "STBus Interconnect," 2004.
9. OpenCores, "Wishbone bus," 2003.
10. ARM, "AMBA AXI Protocol Specification," 2003.
11. VSI Alliance, "Virtual Component Interface Standard," 2000.
12. OCP International Partnership, "Open Core Protocol Specification," 2001.
13. P.E. Landman and J.M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," IEEE Trans. VLSI Syst., vol. 3, no. 2, June 1995, pp. 173-187.
14. M.R. Stan and W.P. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Trans. VLSI Syst., vol. 3, no. 1, Mar. 1995, pp. 49-58.
15. P. Panda and N. Dutt, "Reducing Address Bus Transitions for Low Power Memory Mapping," Proc. Int. Symp. Design Automation Test Eur., 1996, pp. 63-67.
16. L. Benini et al., "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems," Proc. 7th Great Lakes Symp. VLSI, 1997, pp. 77-82.
17. S. Ramprasad, N. Shanbhag, and I. Hajj, "A Coding Framework for Low-Power Address and Data Busses," IEEE Trans. VLSI Syst., vol. 7, no. 2, June 1999, pp. 212-221.
18. Y. Aghaghiri, F. Fallah, and M. Pedram, "Irredundant Address Bus Encoding for Low Power," Proc. Int. Symp. Low-Power Electron. Design, 2001, pp. 182-187.
19. L. Macchiarulo, E. Macii, and M. Poncino, "Low-Energy for Deep-Submicron Address Buses," Proc. Int. Symp. Low-Power Electron. Design, 2001, pp. 176-181.
20. R.R. Rao et al., "Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration," IEEE Trans. VLSI Syst., vol. 13, no. 12, Dec. 2005, pp. 1376-1383.
21. K.M. Lee, S.J. Lee, and H.J. Yoo, "Low-Power Network-On-Chip for High-Performance SoC Design," IEEE Trans. VLSI Syst., vol. 14, Feb. 2006, pp. 148-160.
22. S.M. Kim et al., "Hardware-Software Implementation of MPEG- 4 Video Codec," ETRI J., vol. 25, no 6, Dec. 2003, pp. 489-502.