A multicore approach to model-based analysis and design of Cyber-Physical Systems

ISOCC 2013 - 2013 International SoC Design Conference

Volumn , Issue , 2013, Pages 278-281

  Kanduri, Anil ^a   Rahmani, Amir Mohammad ^a   Liljeberg, Pasi ^a   Wan, Kaiyu ^b   Man, Ka Lok ^b,c   Plosila, Juha ^a  

^a UNIVERSITY OF TURKU   (Finland)

^b XI AN JIAOTONG LIVERPOOL UNIVERSITY   (China)

^c Vytautas Magnus   (Lithuania)

Author keywords

Cyber Physical Systems; Multicore Systems; Networks on Chip; Unmanned Air Vehicles

Indexed keywords

COMPUTATIONAL METHODS; DATA FLOW ANALYSIS; DESIGN; EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; NETWORK-ON-CHIP; REAL TIME SYSTEMS;

COMPUTATIONAL ELEMENTS; CYBER PHYSICAL SYSTEMS (CPSS); CYBER-PHYSICAL SYSTEMS (CPS); MODEL-BASED ANALYSIS; MULTI-CORE SYSTEMS; NETWORKS ON CHIPS; PROGRAMMING STRUCTURES; UNMANNED AIR VEHICLE (UAVS);

UNMANNED AERIAL VEHICLES (UAV);

EID: 84906901762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISOCC.2013.6864027     Document Type: Conference Paper

References (21)

1. L. Ordinez, O. Alimenti, E. Rinland, M. Gómez and J. Marchetti, "Modeling and Specifying Requirements for Cyber-Physical Systems," in Proceedings of IEEE Latin America Transactions, 2013, Vol. 11, No. 1, pp. 625-632.
2. E. Lee, "Cyber Physical Systems: Design Challenges," in Proceedings of 11th IEEE International Symposium on Object Oriented Real-Time Distributed Computing (ISORC), 2008, pp. 363-369.
3. J. Sifakis, "Rigorous design of cyber-physical systems," in Proceedings of International Conference on Embedded Computer Systems (SAMOS), 2012, pp. 319.
4. Kwei-Jay Lin; Panahi. M, "A real-time service-oriented framework to support sustainable cyber-physical systems," in Proceedings of 8th IEEE International Conference on Industrial Informatics (INDIN), 2010, pp. 15-21.
5. Vicaire, P.A, Hoque. E, Zhiheng Xie, Stankovic. J. A, "Bundle: A Group-Based Programming Abstraction for Cyber-Physical Systems," in Proceedings of IEEE Transactions on Industrial Informatics, Vol: 8, Issue: 2, pp. 379-392.
6. Chandhoke. S, Hayles. T, Kodosky. J, Guoqiang Wang, "A modelbased methodology of programming cyber-physical systems," in Proceedings of 7th International Conference on Wireless Communications and Mobile Computing (IWCMC), 2011, pp. 1654-1659.
7. F. Nemer, H. Cassé, P. Sainrat, J. P. Bahsoun, "PapaBench: A Free Real-Time Benchmark," in Proceedings of Workshop on Worst-Case Execution Time Analysis (WCET 06), 2006, pp. 1-6.
8. Paparazzi project home page. Available at http://paparazzi.enac.fr/wiki/ Main-Page
9. Paparazzi open source for unix installation. Available at https://github.com/paparazzi/paparazzi
10. Overview of Intel Cofluent Studio for time behavioral modeling. Available at http://www.intel.in/content/www/xl/es/cofluent/cofluentstudio-overview- benefits.html
11. LabView for parallel real time systems. Available at http://zone.ni.com/ devzone/cda/pub/p/id/1675
12. Quantum Leaps graphical modeling tool. Available at http://www.state- machine.com/qm/index.php
13. Overview of Ptolemy project. Available at http://ptolemy.eecs.berkeley. edu/publications/papers/03/overview/overvi ew03.pdf
14. Benini. L, De Micheli. G, "Networks on chips: A new SoC paradigm," in Proceedings of IEEE Computer, 2002, Vol.35, Issue 1, pp. 70-78.
15. Jantsch. A, "NoCs: A new contract between hardware and software," in Proceedings of Euromicro Symposium on Digital System Design, 2003, pp. 10-16.
16. Tang Lei, Kumar. S, "A two-step genetic algorithm for mapping task graphs to a network on chip architecture," in Proceedings of Euromicro Symposium on Digital System Design, 2003, pp. 180-187.
17. Carvalho. E, Calazans. N, Moraes. F, "Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs," in Proceedings of 18th IEEE/IFIP International Workshop on Rapid System Prototyping, 2007, pp. 34-40.
18. Addo-Quaye. C, "Thermal-aware mapping and placement for 3-D NoC designs," in Proceedings of IEEE International SOC Conference, 2005, pp. 25-28.
19. Carvalho. E, "Congestion-aware task mapping in heterogeneous MPSoCs," in Proceedings of International Symposium on System-on-Chip, 2008, pp. 1-4.
20. Wooyoung Jang, "A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip," in Proceedings of 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 2010, pp. 523-528.
21. Tilera Corporation, TILE-Gx8072 Processor Specification brief. Available at http://www.tilera.com/sites/default/files/productbriefs/TILEGx8072- PB041-02.pdf