On-chip supervised learning rule for ultra high density neural crossbar using memristor for synapse and neuron

Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014

Volumn , Issue , 2014, Pages 7-12

  Chabi, Djaafar ^a   Wang, Zhaohao ^a   Zhao, Weisheng ^a,b   Klein, Jacques Olivier ^a,b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CNRS   (France)

Author keywords

crossbar; memristor; neural network; on chip supervised learning

Indexed keywords

LOW POWER ELECTRONICS; NANOTECHNOLOGY; NETWORK ARCHITECTURE; NEURAL NETWORKS; NEURONS; PASSIVE FILTERS; SUPERVISED LEARNING;

ACTIVATION FUNCTIONS; ANALYSIS AND EVALUATION; CIRCUIT ARCHITECTURES; CROSSBAR; HIGH-DENSITY INTEGRATION; MEMRISTOR; ON-CHIP SUPERVISED LEARNING; TRANSIENT SIMULATION;

MEMRISTORS;

EID: 84906775273     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2014.6880483     Document Type: Conference Paper

References (25)

1. International Technology Roadmap for Semiconductors (ITRS) 2012.
2. D. B. Strukov and K. K. Likharev. " CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, no. 6, pp. 888-900, 2005.
3. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, " The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
4. W.S. Zhao et al., " Nanotube devices based crossbar architecture: toward neuromorphic computing," Nanotechnology, vol. 21, 175202, 2010.
5. D. Chabi et al., " Robust learning approach for neuro-inspired nanoscale crossbar architecture," ACM JETC, vol.10, no. 1, pp. 5, 2014.
6. S. H. Jo et al., "Nanoscale Memristor Device as Synapse in Neuromorphic Systems," Nano Lett., vol. 10, pp. 1297-1301, 2010.
7. O. Bichler et al., " Pavlov's dog associative learning demonstrated on Synaptic-like Organic transistors" Neural Computation, vol. 25, pp. 549-566, 2013.
8. K. Seo et al. " Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device," Nanotechnology, vol. 22, no. 25, pp. 254023, 2011.
9. D. Kuzum et al., " Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing," Nano Lett., vol. 12, pp. 2179-2186, 2011.
10. S. Liao et al. " Design and modeling of a neuro-inspired learning circuit using nanotube-based memory devices," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, pp. 2172-2181, 2011.
11. K. Gacem et al. "Neuromorphic function learning with carbon nanotube based synapses, " Nanotechnology, vol. 24, no. 38, pp. 384013, 2013.
12. K. P. Lakshmi et al., " A survey on FPGA based MLP Realization for On-chip Learning," Int. J. Sci. & Eng. Res., vol. 4, no. 1, pp. 1-9, 2013.
13. G. Cauwenberghs. " An analog VLSI recurrent neural network learning a continuous-time trajectory," IEEE Trans. Neural Netw., vol. 7, no. 2, pp. 346-361, 1996.
14. G. Indiveri, E. Chicca, and R. Douglas. "A V LSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, 2006.
15. D. H. Goldberg, G. Cauwenbergh s, and A. G. Andreou. " Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-andfire neurons," Neural Netw., vol. 14, no. 6, pp. 781-793, 2001.
16. M. D. Pickett et al., "A scalable neuristor built with Mott memristors, " Nature Mater., vol. 12, no. 2, pp. 114-117, 2013.
17. P.J. Kuekes,D.R. Stewart,R.S. Williams, The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits, J. Appl. Phys. 97(3): 034301, 2004.
18. D. Chabi, W. S. Zhao, D. Querlioz, and J.-O. Klein. " Robust neural logic block (NLB) based on memristor crossbar array" in IEEE/ACM NANOARCH, San Diego, 2011, pp. 137-143.
19. D. Tank and J. J. Hopfield. "Simple 'neural' optimization n etworks: An A/D converter, signal decision circuit, and a linear programming circuit," IEEE Trans Circuits and Systems, vol. 33, no. 5, pp.533-541, 1986.
20. L. O. Chua and S. M. Kang. "Memristive devices and systems, " Proc. IEEE, vol. 64, no.2, pp. 209-263, 1976.
21. J. Borghetti et al. "Memristive'switches enable "stateful'logic operations via material implication," Nature, vol. 464, pp. 873-876, 2010.
22. B. Widrow and M. E. Hoff. "Adaptive switching circuits, " IRE WESCON Convention Record, pp. 96-104, 1960.
23. A. Chanthbouala et al. " A ferroelectric memristor," Nature Mater. vol. 11, pp. 860-864, 2012.
24. CMOS40 Design Rule Manual (STMicroelectronics, 2012).
25. Z.H. Wang et al., "Compact modelling of ferroelectric tunnel memristor and its use for neuromorphic simulation" , Applied Physics Letter, vol.104, 053505. 2014