Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2014, Pages 626-637

  Pugsley, Seth H ^a   Chishti, Zeshan ^b   Wilkerson, Chris ^b   Chuang, Peng Fei ^b   Scott, Robert L ^b   Jaleel, Aamer ^b   Lu, Shih Lien ^b   Chow, Kingsum ^b   Balasubramonian, Rajeev ^a  

^a UNIVERSITY OF UTAH   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA STRUCTURES; PATTERN MATCHING; SUPERCOMPUTERS;

FEEDBACK DIRECTED; GLOBAL PATTERNS; HIDING MEMORY LATENCY; MEMORY BANDWIDTHS; MEMORY LATENCIES; PREFETCHING TECHNIQUES; SCARCE RESOURCES; STORAGE OVERHEAD;

BUFFER STORAGE;

EID: 84903957125     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2014.6835971     Document Type: Conference Paper

References (23)

1. Standard Performance Evaluation Corporation CPU2006 Benchmark Suite. http://www.spec.org/cpu2006/.
2. Wind River Simics Full System Simulator. http://www.windriver.com/ products/simics/.
3. J. Baer and T. Chen. An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty. In Proceedings of Supercomputing, 1991.
4. N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. USIMM: the Utah SImulated Memory Module. Technical report, University of Utah, 2012. UUCS-12-002.
5. F. Dahlgren, M. Dubois, and P. Stenstrom. Sequential Hardware Prefetching in Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 1995.
6. F. Dahlgren and P. Stenstrom. Evaluation of Hardware- Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Dis- tributed Systems, 7(4):385-395, April 1999.
7. E. Ebrahimi, O. Mutlu, and Y. Patt. Techniques for Bandwidth-Efficient Prefetching of Linked Data Structures in Hybrid Prefetching Systems. In Proceedings of HPCA, 2009.
8. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi. Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware. In Proceedings of ASPLOS, 2012.
9. J. Fu, J. Patel, and B. Janssens. Stride Directed Prefetching in Scalar Processors. In Proceedings of MICRO-25, pages 102-110, December 1992.
10. I. Hur and C. Lin. Memory Prefetching Using Adaptive Stream Detection. In Proceedings of MICRO, 2006.
11. S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou, and S. Abraham. Effective Stream-Based and Execution-Based Data Prefetching. In Proceedings of ICS, 2004.
12. Y. Ishii, M. Inaba, and K. Hiraki. Access Map Pattern Matching for High Performance Data Cache Prefetch. The Journal of Instruction-Level Parallelism, 13, January 2011.
13. V. Jimenez, R. Gioiosa, F. Cazorla, A. Buyuktosunoglu, P. Bose, and F. O'Connell. Making Data Prefetch Smarter: Adaptive Prefetching on POWER7. In Proceedings of PACT, 2012.
14. D. Joseph and D. Grunwald. Prefetching UsingMarkov Predictors. In Proceedings of ISCA, 1997.
15. N. Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In Proceedings of ISCA-17, pages 364- 373, May 1990.
16. D. E. Knuth. The Art of Computer Programming: Funda- mental Algorithms, volume 1. Addison-Wesley, third edition, 1997.
17. S. Kumar and C. Wilkerson. Exploiting Spatial Locality in Data Caches Using Spatial Footprints. In Proceedings of ISCA, 1998.
18. K. Nesbit, A. Dhodapkar, and J. Smith. AC/DC: An Adaptive Data Cache Prefetcher. In Proceedings of PACT, 2004.
19. S. Palacharla and R. Kessler. Evaluating Stream Buffers as a Secondary Cache Replacement. In Proceedings of ISCA-21, pages 24-33, April 1994.
20. A. Roth, A. Moshovos, and G. Sohi. Dependence Based Prefetching for Linked Data Structures. In Proceedings of ASPLOS VIII, pages 115-126, October 1998.
21. S. Srinath, O.Mutlu, H. Kim, and Y. Patt. Feedback Directed Prefetching: Improving the Performance and Bandwidth- Efficiency of Hardware Prefetchers. In Proceedings of HPCA, 2007.
22. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. In IBM Technical Whitepaper, Oct. 2001.
23. C. Wu, A. Jaleel, M. Martonosi, S. Steely, and J. Emer. PACMan: Prefetch-Aware Cache Management for High Performance Caching. In Proceedings of MICRO-44, 2011.