Improving GPGPU resource utilization through alternative thread block scheduling

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2014, Pages 260-271

  Lee, Minseok ^a   Song, Seokwoo ^a   Moon, Joosik ^a   Kim, John ^a   Seo, Woong ^b   Cho, Yeongon ^b   Ryu, Soojung ^b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; PROGRAM PROCESSORS; SUPERCOMPUTERS; WEAVING;

BLOCK SCHEDULING; IMPROVE PERFORMANCE; MULTIPLE KERNELS; NUMBER OF THREADS; OPTIMAL NUMBER; RESOURCE UTILIZATIONS;

SCHEDULING;

EID: 84903951085     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2014.6835937     Document Type: Conference Paper

References (31)

1. K. M. Abdalla et al. Scheduling and Execution of Compute Tasks, US Patent US20130185725, 2013.
2. M. Abdel-Majeed et al. Warped Register File: A Power Efficient Register File for GPGPUs. In International Symposium on High Performance Computer Architecture (HPCA), pages 344-355, Tel- Aviv, Israel, 2013.
3. J. Adriaens et al. The Case for GPGPU Spatial Multitasking. In International Symposium on High Performance Computer Architecture (HPCA), pages 1-12, New Orleans, LA, USA, 2012.
4. A. Bakhoda et al. Analyzing CUDAWorkloads using a Detailed GPU Simulator. In International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 163-174, Boston, Massachusetts, USA, 2009.
5. I. A. Buck. Programming CUDA. In Supercomputing 2007 Tutorial Notes, 2007.
6. S. Che et al. Rodinia: A Benchmark Suite for Heterogeneous Computing. In International Symposium on Workload Characterization (IISWC), pages 44-54, Austin, TX, USA, 2009.
7. H.-Y. Cheng et al. Memory Latency Reduction via Thread Throttling. In International Symposium on Microarchitecture (MICRO), pages 53-64, Atlanta, Georgia, USA, 2010.
8. W. W. L. Fung et al. Thread block compaction for efficient simt control flow.
9. W. W. L. Fung et al. Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow. In International Symposium on Microarchitecture (MICRO), pages 407-420, Chicago, Illinois, USA, 2007.
10. M. Garland et al. Parallel Computing Experiences with CUDA. Micro, IEEE, 28(4), 2008.
11. M. Gebhart et al. Energy-Efficient Mechanisms for Managing Thread Context in Throughput Processors. In International Symposium on Computer architecture (ISCA), pages 235-246, San Jose, California, USA, 2011.
12. C. Gregg et al. Fine-Grained Resource Sharing for Concurrent GPGPU Kernels. In Proceedings of the 4th USENIX Conference on Hot Topics in Parallelism (HotPar), pages 10-10, Berkeley, CA, USA, 2012.
13. Z. Guz et al. Many-Core vs. Many-Thread Machines: Stay Away From the Valley. IEEE Computer Architecture Letters, 8(1):25-28, 2009.
14. A. Jog et al. Orchestrated Scheduling and Prefetching for GPGPUs. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), pages 332-343, Tel-Aviv, Israel, 2013.
15. A. Jog et al. OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU Performance. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 395-406, Houston, TX, USA, 2013.
16. O. Kayiran et al. Neither More Nor Less: Optimizing Thread-Level Parallelism for GPGPUs. In International Conference on Parallel Architecture and Compiliation Techniques(PACT), pages 157-166, Edinburgh, Scotland, UK, 2013.
17. N. B. Lakshminarayana et al. Effect of Instruction Fetch and Memory Scheduling on GPU Performance. Workshop on Language, Compiler, and Architecture Support for GPGPU, 2010.
18. J. Leng et al. GPUWattch: Enabling Energy Optimizations in GPGPUs. In International Symposium on Computer Architecture (ISCA), pages 487-498, Tel-Aviv, Israel, 2013.
19. A. Munshi. The OpenCL Specification, 2011.
20. V. Narasiman et al. Improving GPU Performance via Large Warps and Two-Level Warp Scheduling. In International Symposium on Microarchitecture (MICRO), pages 308-317, Porto Alegre, Brazil, 2011.
21. J. Nickolls et al. The GPU Computing Era. Micro, IEEE, March-April.
22. NVIDIA. CUDA C/C++ SDK Code Samples, 2011.
23. NVIDIA. Fermi: NVIDIA's Next Generation CUDA Compute Architecture, 2011.
24. NVIDIA. CUDA C Programming Guide, 2012.
25. NVIDIA. Kepler: The Fastest, Most Efficient HPC Architecture Ever Built, 2012.
26. NVIDIA. NVIDIA PerfKit: NVIDIA Performance Toolkit, 2013.
27. NVIDIA. Profiler User's Guide, 2013.
28. S. Pai et al. Improving GPGPU Concurrency with Elastic Kernels. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 407-418, Houston, TX, USA, 2013.
29. T. Rogers et al. Cache-Conscious Wavefront Scheduling. In International Symposium on Microarchitecture (MICRO), pages 78-85, Vancouver, Canada, 2012.
30. J. Stratton et al. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Center for Reliable and High-Performance Computing, 2012.
31. M. A. Suleman et al. Feedback-Driven Threading: Power-Efficient and High-Performance Execution of Multi-Threaded Workloads on CMPs. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 277-286, Seattle, WA, USA, 2008.