메뉴 건너뛰기




Volumn 9052, Issue , 2014, Pages

Applying ILT mask synthesis for co-optimizing design rules and DSA process characteristics

Author keywords

Design Rule Development; DSA; ILT; Inverse Lithography; MRC; OPC; SMO; Source mask optimization

Indexed keywords

LITHOGRAPHY; MANUFACTURE;

EID: 84901747400     PISSN: 0277786X     EISSN: 1996756X     Source Type: Conference Proceeding    
DOI: 10.1117/12.2046370     Document Type: Conference Paper
Times cited : (4)

References (9)
  • 1
    • 84857409852 scopus 로고    scopus 로고
    • Litho/Design Co-optimization and Area Scaling for the 22nm Logic Node
    • Blatchford et al., "Litho/Design Co-optimization and Area Scaling for the 22nm Logic Node," Proc. of CSTIC (ECS Trans) 2010.
    • (2010) Proc. of CSTIC (ECS Trans
    • Blatchford1
  • 2
    • 84901761541 scopus 로고    scopus 로고
    • Improving 22nm design space with source/design optimization, Jim Blatchford, Steve Prins, Thuc Dam, &Leo Pang
    • Improving 22nm design space with source/design optimization, Jim Blatchford, Steve Prins, Thuc Dam, &Leo Pang, www.ElectroIQ.com (http://www.electroiq.com/articles/sst/print/volume-53/issue-6/features/ lithography-dfm/improving-22nm-design.html
  • 3
    • 81455147487 scopus 로고    scopus 로고
    • Exploring the impact of mask making constraints on double patterning design rules
    • Dam, T., Sinn, R., Rissman, P. and Gleason, B. "Exploring the impact of mask making constraints on double patterning design rules" Proc. SPIE, Vol. 8166, 816629, 2011
    • (2011) Proc. SPIE , vol.8166 , pp. 816629
    • Dam, T.1    Sinn, R.2    Rissman, P.3    Gleason, B.4
  • 4
    • 33745777156 scopus 로고    scopus 로고
    • Fast inverse lithography technology
    • Abrams, D. and Pang, L., "Fast Inverse Lithography Technology", Proc. of SPIE 6154, 61541J, 61541J-1-9 (2006).
    • (2006) Proc. of SPIE 6154
    • Abrams, D.1    Pang, L.2
  • 5
    • 79959350656 scopus 로고    scopus 로고
    • Inverse lithography (ILT) mask manufacturability for full-chip device
    • B. Kim, S. Suh, S. Woo, H. Cho, G. Xiao, D. Son, D. Irby, D. Kim, K. Baik "Inverse lithography (ILT) mask manufacturability for full-chip device" Proc. SPIE, Vol. 7488, 748812, 2009
    • (2009) Proc. SPIE , vol.7488 , pp. 748812
    • Kim, B.1    Suh, S.2    Woo, S.3    Cho, H.4    Xiao, G.5    Son, D.6    Irby, D.7    Kim, D.8    Baik, K.9
  • 6
    • 84878410403 scopus 로고    scopus 로고
    • Computational aspects of optical lithography extension by directed self-assembly
    • Lai et al., "Computational aspects of optical lithography extension by directed self-assembly", Proc. SPIE, Vol. 8683, 868304, 2013
    • (2013) Proc. SPIE , vol.8683 , pp. 868304
    • Lai1
  • 7
    • 84878395529 scopus 로고    scopus 로고
    • Progress towards the integration of optical proximity correction and directed self-assembly of block copolymers with graphoepitaxy
    • Liu et al., "Progress towards the integration of optical proximity correction and directed self-assembly of block copolymers with graphoepitaxy", Proc. SPIE, Vol. 8323, 83230X, 2012
    • (2012) Proc. SPIE , vol.8323
    • Liu1
  • 9
    • 84901776655 scopus 로고    scopus 로고
    • SAMSUNG electronics co ltd (korea, republic of); Robert gleason, robert sinn, luminescent technologies, inc, smo applied to contact layers at the 32-nm node and below with consideration of meef and mrc
    • Wu Te Hung, Jong-Doo Kim, Hong Ji Young,Jin Se Park, Suk Joo Lee, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); Robert Gleason, Robert Sinn, Luminescent Technologies, Inc, SMO applied to contact layers at the 32-nm node and below with consideration of MEEF and MRC, Proc. of SPIE 8166, 2011.
    • (2011) Proc. of SPIE , vol.8166
    • Te Hung, W.1    Kim, J.-D.2    Ji Young, H.3    Se Park, J.4    Joo Lee, S.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.