A network monitor based dynamic routing scheme for network on chip

1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2009

Volumn , Issue , 2009, Pages 133-136

  Ge, Fen ^a   Wu, Ning ^a   Wan, Yupeng ^a  

^a NANJING UNIVERSITY OF AERONAUTICS AND ASTRONAUTICS   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ADDITIONAL COSTS; DYNAMIC ROUTING; FAULTY LINKS; GLOBAL COMMUNICATION; IN-NETWORK; NETWORK MONITORS; NETWORK ON CHIP; NETWORK STATUS; NOC ARCHITECTURES; STATIC AND DYNAMIC;

COMMUNICATION; MICROELECTRONICS; QUALITY ASSURANCE; ROUTING PROTOCOLS;

FAULT TOLERANCE;

EID: 77949573260     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRIMEASIA.2009.5397430     Document Type: Conference Paper

References (10)

1. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol.35, no.1, pp. 70-78, Jan. 2002.
2. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in Proc. DAC, pp. 684-689, June 2001.
3. J. Hu and R. Marculescu, "DyAD - smart routing for networks-on-chip," in Proc. DAC, pp. 260-233, 2004.
4. T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip fault-tolerant communication," in Proc. ASP-DAC, pp. 225-232, 2003.
5. M. Li, Q.-A. Zeng, and W.-B . Jone, "DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip," in Proc. DAC, pp. 849-852, July 2006.
6. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Fault tolerant algorithms for network-on-chip interconnect," in Proc. ISVLSI, pp. 46-51, 2004.
7. D. Greenfield, A Banerjee, J.-G. Lee, and S. Moore, "Implications of rent's rule for noc design and its fault-tolerance," in Proc. Intl. Symp. on NoC, pp. 283-294,2007.
8. M. Ali, M. Welzl, and S. Hessler, "A fault tolerant mechanism for handling permanent and transient failures in a network on chip", in Proc. ITNG, pp. 1027-1032, 2007.
9. A. Hosseini, T. Ragheb, and Y. Massoud, "A fault-aware dynamic routing algorithm for on-chip networks,"in Proc. ISCAS, pp. 2653-2656, 2008.
10. F. Ge and N. Wu, "A minimum-path mapping algorithm for 2D mesh network on chip architecture,"in Proc. APCCAS, pp. 1542-1545, 2008.