MOST moderate-weak-inversion region as the optimum design zone for CMOS 2.4-GHz CS-LNAs

IEEE Transactions on Microwave Theory and Techniques

Volumn 62, Issue 3, 2014, Pages 556-566

  Fiorelli, Rafaella ^a   Silveira, Fernando ^b   Peralias, Eduardo ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

^b UNIVERSIDAD DE LA REPÚBLICA   (Uruguay)

Author keywords

Common source low noise amplifiers (CS LNAs); design methodology; low power; moderate inversion (MI); optimization; Pareto optimal; weak inversion (WI) noise figure (NF)

Indexed keywords

DESIGN; OPTIMAL SYSTEMS; OPTIMIZATION; PARETO PRINCIPLE;

DESIGN METHODOLOGY; LOW POWER; MODERATE INVERSION; PARETO-OPTIMAL; WEAK INVERSIONS;

LOW NOISE AMPLIFIERS;

EID: 84898600622     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2014.2303476     Document Type: Article

References (32)

1. D. Comer and D. Comer, "Operation of analog MOS circuits in the weak or moderate inversion region," IEEE Trans. Educ., vol. 47, no. 4, pp. 430-435, Nov. 2004.
2. A.-S. Porret et al., "An ultralow-power UHF transceiver integrated in a standard digital CMOS process: Architecture and receiver," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 452-464, Mar. 2001.
3. J. Ramos et al., "90 nm RF CMOS technology for low-power 900MHz applications," in Proc. 34th Eur. Solid-State Device Res. Conf., Sep. 2004, pp. 329-332. (Pubitemid 40566549)
4. L. Barboni, R. Fiorelli, and F. Silveira, "A tool for design exploration and power optimization of CMOS RF circuit blocks," in IEEE Int. Circuits Syst. Symp., May 2006, pp. 2961-2964. (Pubitemid 47132172)
5. A. Shameli and P. Heydari, "A novel power optimization technique for ultra-low power RFIDs," in Int. Low-Power Electron. Design Symp., Tegernsee, Bavaria, Germany, 2006, pp. 274-279. (Pubitemid 46609749)
6. H. Lee and S. Mohammadi, "A subthreshold low phase noise CMOS LC VCO for ultra low power applications," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 11, pp. 796-799, Nov. 2007.
7. H. Lee and S. Mohammadi, "A 3 GHz subthreshold CMOS low noise amplifier," in Proc. IEEE Radio Freq. Integr. Circuits Symp., 2006, pp. 796-798.
8. A. V. Do, C. C. Boon, M. A. Do, K. S. Yeo, and A. Cabuk, "A subthreshold low-noise amplifier optimized for ultra-low-power applications in the ISM band," IEEE Trans. Microw. Theory Techn., vol. 56, no. 2, pp. 286-292, Feb. 2008. (Pubitemid 351207462)
9. H.-S. Jhon et al., "0.7 V supply highly linear subthreshold low-noise amplifier design for 2.4 GHz wireless sensor network applications," Microw. Opt. Technol. Lett., vol. 51, no. 5, pp. 1316-1320, May 2009.
10. R. Fiorelli, E. Peraĺ?as, and F. Silveira, "LC-VCO design optimization methodology based on the ratio for nanometer CMOS technologies," IEEE Trans. Microw. Theory Techn., vol. 59, no. 7, pp. 1822-1831, Jul. 2011.
11. R. Fiorelli and F. Silveira, "Common gate LNA design space exploration in all inversion regions," in Argentine School Micro-Nanoelectron., Technol., Appl., EAMTA, 2008, pp. 119-122.
12. D. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May 1997. (Pubitemid 127587494)
13. T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang, and S.-G. Lee, "CMOS low-noise amplifier design optimization techniques," IEEE Trans. Microw. Theory Techn., vol. 52, no. 5, pp. 1433-1442,May2004.
14. L. Belostotski and J. W. Haslett, "Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors," IEEE Trans. Circuits Syst., vol. 53, no. 7, pp. 1409-1422, Jul. 2006. (Pubitemid 44080988)
15. P. Andreani and H. Sjöland, "Noise optimization of an inductively degenerated CMOS low noise amplifier," IEEE Trans. Circuits Syst., vol. 48, no. 9, pp. 835-841, Sep. 2001. (Pubitemid 33120705)
16. J. Janssens and M. Steyaert, CMOS Celular Receiver Front-ends. Norwell, MA, USA: Kluwer, 2002.
17. G. Tulunay and S. Balkir, "A synthesis tool for CMOS RF low-noise amplifiers," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 5, pp. 977-982, May 2008. (Pubitemid 351596180)
18. A. Nieuwoudt, T. Ragheb, H. Nejati, and Y. Massoud, "Numerical design optimization methodology for wideband and multi-band inductively degenerated cascode CMOS low noise amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 1088-1101, Jun. 2009.
19. N. Barabino, R. Fiorelli, and F. Silveira, "Efficiency based fesign for fully-integrated Class C RF power amplifiers in nanometric CMOS," in Proc. IEEE Int. Circuits Syst. Symp., May 2010, pp. 2223-2227.
20. Z. Deng and A. M. Niknejad, "On the noise optimization of CMOS common-source low-noise amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 654-667, Apr. 2011.
21. F. Silveira, D. Flandre, and P. G. A. Jespers, "A based methodology for the design of CMOS analog circuits and its applications to the synthesis of a silicon-on-insulator micropower OTA," IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1314-1319, Sep. 1996. (Pubitemid 126576637)
22. P. G. Jespers, The gm/ID Methodology, A Sizing Tool for Low-Voltage Analog CMOS Circuits. Berlin, Germany: Springer, 2010.
23. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1510-1519, Oct. 1998. (Pubitemid 128588603)
24. Y. Tsividis, Operation andModelling of theMOS Transistor, 2nd ed. Oxford, U.K.: Oxford Univ. Press, 2000.
25. R. Fiorelli, F. Silveira, A. Rueda, and E. Peralías, "Semi-empirical model of MOST and passive devices focused on narrowband RF blocks," in XXVII Design Circuits Integr. Syst. Conf., Nov. 2012, pp. 373-378.
26. R. Brederlow, W. Weber, J. Sauerer, S. Donnay, P. Wambacq, and M. Vertregt, "A mixed-signal design roadmap," IEEE Design Test Comput., vol. 18, no. 6, pp. 34-46, Nov./Dec. 2001. (Pubitemid 33137996)
27. F. Tzeng, A. Jahanian, and P. Heydari, "A multiband inductor-reuse CMOS low-noise amplifier," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 3, pp. 209-213, Mar. 2008. (Pubitemid 351540478)
28. J. Borremans, P. Wambacq, C. Soens, Y. Rolain, and M. Kuijk, "Low-area active-feedback low-noise amplifier design in scaled digital CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2422-2433, Nov. 2008.
29. T. Tran, C. Boon, M. Do, and K. Yeo, "Ultra-low power series input resonance differential common gate LNA," Electron. Lett., vol. 47, no. 12, pp. 703-704, Sep. 2011.
30. A. V. Do, C. C. Boon, M. A. Do, K. S. Yeo, and A. Cabuk, "An energy-aware CMOS receiver front end for low-power 2.4-GHz applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 10, pp. 2675-2684, Oct. 2010.
31. B. Razavi, RF Microelectronics. Upper Saddle River, NJ, USA: Prentice-Hall, 1998.
32. B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region inMOSFETs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 2, pp. 319-328, Feb. 2004.