Sapper: A language for hardware-level security policy enforcement

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2014, Pages 97-111

  Li, Xun ^a   Kashyap, Vineeth ^b   Oberg, Jason K ^c   Tiwari, Mohit ^d   Rajarathinam, Vasanth Ram ^e   Kastner, Ryan ^c   Sherwood, Timothy ^b   Hardekopf, Ben ^b   Chong, Frederic T ^b  

^a FACEBOOK   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^e NONE   (United States)

Author keywords

Hardware description language; Non interference

Indexed keywords

ALTERNATIVE DESIGNS; EMBEDDED PROCESSORS; HARDWARE COMPONENTS; INFORMATION FLOW POLICIES; INFORMATION FLOWS; NON INTERFERENCE; SECURITY POLICY ENFORCEMENT; SECURITY-CRITICAL;

COMPUTER HARDWARE DESCRIPTION LANGUAGES; PROGRAM COMPILERS; STATIC ANALYSIS;

HARDWARE;

EID: 84897760347     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2541940.2541947     Document Type: Conference Paper

References (41)

1. 90nm generic CMOS library, Synopsys University program, Synopsys Inc.
2. SPEC CPU 2006. http://www.spec.org/cpu2006/.
3. What does CC EAL6+ mean? http://www.oklabs.com/blog/entry/what-does-cc- eal6-mean/.
4. O. Accigmez, J. pierre Seifert, and C. K. Koc. Predicting secret keys via branch prediction. In The Cryptographers? Track at the RSA Conference, 2007.
5. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar. Trojan detection using IC fingerprinting. Security and Privacy, 2007.
6. T. Alves. Trustzone: Integrated hardware and software security. ARM white paper, 3(4), 2004.
7. R. Benadjila, O. Billet, S. Gueron, and M. J. Robshaw. The Intel AES instructions set and the SHA-3 candidates. In Pro-ceedings of the 15th International Conference on the The-ory and Application of Cryptology and Information Security: Advances in Cryptology, 2009.
8. M. Dalton, H. Kannan, and C. Kozyrakis. Raksha: A flexible information flow architecture for software security. In Proceedings of the 34th Annual International Symposium on Computer Architecture, ISCA '07, pages 482-493, New York, NY, USA, 2007. ACM.
9. J. Demme, R. Martin, A. Waksman, and S. Sethumadhavan. Side-channel vulnerability factor: A metric for measuring information leakage. In Proceedings of the 39th Annual Inter-national Symposium on Computer Architecture, ISCA '12, pages 106-117, Washington, DC, USA, 2012. IEEE Computer Society.
10. D. E. Denning and P. J. Denning. Certification of programs for secure information flow. Communications of the ACM, 20(7):504-513, 1977.
11. J. A. Goguen and J. Meseguer. Security policies and security models. In Security and Privacy, 1982.
12. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In WWC, 2001.
13. S. T. King, J. Tucek, A. Cozzie, C. Grier, W. Jiang, and Y. Zhou. Designing and implementing malicious hardware. In Proceedings of the 1st Usenix Workshop on Large-Scale Exploits and Emergent Threats, LEET'08, pages 5:1-5:8, Berkeley, CA, USA, 2008. USENIX Association.
14. G. Klein, K. Elphinstone, G. Heiser, J. Andronick, D. Cock, P. Derrin, D. Elkaduwe, K. Engelhardt, R. Kolanski, M. Norrish, T. Sewell, H. Tuch, and S. Winwood. seL4: Formal verification of an os kernel. In Proceedings of the ACM SIGOPS 22Nd Symposium on Operating Systems Principles, SOSP '09, pages 207-220, New York, NY, USA, 2009. ACM.
15. J. Kong, O. Aciic'mez, J.-P. Seifert, and H. Zhou. Deconstructing new cache designs for thwarting software cache-based side channel attacks. In Proc. of the 2nd ACM workshop on Computer security architectures, 2008.
16. M. Krohn and E. Tromer. Noninterference for a practical difcbased operating system. In Security and Privacy, 2009.
17. M. Krohn, A. Yip, M. Brodsky, N. Cliffer, M. F. Kaashoek, E. Kohler, and R. Morris. Information flow control for standard os abstractions. In Proceedings of Twenty-first ACM SIGOPS Symposium on Operating Systems Principles, SOSP '07, pages 321-334, New York, NY, USA, 2007. ACM.
18. X. Li, M. Tiwari, J. K. Oberg, V. Kashyap, F. T. Chong, T. Sherwood, and B. Hardekopf. Caisson: A hardware description language for secure information flow. In Proceed-ings of the 32Nd ACMSIGPLAN Conference on Programming Language Design and Implementation, PLDI '11, pages 109-120, New York, NY, USA, 2011. ACM.
19. R. Martin, J. Demme, and S. Sethumadhavan. Timewarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. In Proceedings of the 39th Annual International Symposium on Computer Architec-ture, ISCA '12, pages 118-129,Washington, DC, USA, 2012. IEEE Computer Society.
20. A. C. Myers, N. Nystrom, L. Zheng, and S. Zdancewic. Jif: Java information flow. Software release. http://www.cs.cornell.edu/jif, 2001.
21. A. C. Myers, A. Sabelfeld, and S. Zdancewic. Enforcing robust declassification and qualified robustness. J. Comput. Secur., 14(2):157-196, Apr. 2006.
22. B. Parno, J. R. Lorch, J. R. Douceur, J. Mickens, and J. M. McCune. Memoir: Practical state continuity for protected modules. In Proceedings of the IEEE Symposium on Security and Privacy, 2011.
23. C. Percival. Cache missing for fun and profit. In Proc. of BSDCan, 2005.
24. I. Roy, D. E. Porter, M. D. Bond, K. S. McKinley, and E. Witchel. Laminar: Practical fine-grained decentralized information flow control. In Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '09, pages 63-74, New York, NY, USA, 2009. ACM.
25. A. Sabelfeld and A. C. Myers. Language-based informationflow security. IEEE Journal on Selected Areas in Communi-cations, 21(1), Jan. 2003.
26. A. Sabelfeld and D. Sands. Dimensions and principles of declassification. In Proceedings of the 18th IEEE workshop on Computer Security Foundations, 2005.
27. V. Simonet. Flow Caml in a nutshell. In Proceedings of the first APPSEM-II workshop, 2003.
28. G. E. Suh, J. W. Lee, D. Zhang, and S. Devadas. Secure program execution via dynamic information flow tracking. In Proceedings of the 11th International Conference on Archi-tectural Support for Programming Languages and Operating Systems, ASPLOS XI, pages 85-96, New York, NY, USA,2004. ACM.
29. M. Tiwari, X. Li, H. M. G. Wassel, F. T. Chong, and T. Sherwood. Execution leases: A hardware-supported mechanism for enforcing strong non-interference. In Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 493-504, New York, NY, USA, 2009. ACM.
30. M. Tiwari, J. K. Oberg, X. Li, J. Valamehr, T. Levin, B. Hardekopf, R. Kastner, F. T. Chong, and T. Sherwood. Crafting a usable microkernel, processor, and i/o system with strict and provable information flow security. In Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA 11, pages 189-200, New York, NY, USA, 2011. ACM.
31. M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood. Complete information flow tracking from the gates up. In Proceedings of the 14th International Conference on Architectural Support for ProgrammingLanguages and Operating Systems, ASPLOS XIV, pages 109-120, New York, NY, USA, 2009. ACM.
32. J. Valamehr, M. Chase, S. Kamara, A. Putnam, D. Shumow, V. Vaikuntanathan, and T. Sherwood. Inspection resistant memory: Architectural support for security from physical examination. In Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA '12, pages 130-141, Washington, DC, USA, 2012. IEEE Computer Society.
33. A. Vasudevan, J. McCune, J. Newsome, A. Perrig, and L. van Doorn. CARMA: A hardware tamper-resistant isolated execution environment on commodity x86 platforms. In Proceedings of the ACM Symposium on Information, Computer and Communications Security (ASIACCS), 2012.
34. D. Volpano, C. Irvine, and G. Smith. A sound type system for secure flow analysis. J. Comput. Secur., 4, 1996.
35. A. Waksman and S. Sethumadhavan. Tamper evident microprocessors. In Security and Privacy, 2010.
36. A. Waksman and S. Sethumadhavan. Silencing hardware backdoors. In Security and Privacy, 2011.
37. Z. Wang and R. B. Lee. New cache designs for thwarting software cache-based side channel attacks. In Proceedings of the 34th Annual International Symposium on Computer Architecture, ISCA '07, pages 494-505, New York, NY, USA, 2007. ACM.
38. Z. Wang and R. B. Lee. A novel cache architecture with enhanced performance and security. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 41, pages 83-93, Washington, DC, USA, 2008. IEEE Computer Society.
39. N. Zeldovich, S. Boyd-Wickizer, E. Kohler, and D. Mazieres. Making information flow explicit in HiStar. In Proceedings of the 7th USENIX Symposium on Operating Systems Design and Implementation-Volume 7, OSDI '06, pages 19-19, Berkeley, CA, USA, 2006. USENIX Association.
40. D. Zhang, A. Askarov, and A. C. Myers. Language-based control and mitigation of timing channels. In Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '12, pages 99-110, New York, NY, USA, 2012. ACM.
41. Z. Zhou, V. D. Gligor, J. Newsome, and J. M. McCune. Building verifiable trusted path on commodity x86 computers. In Proceedings of the IEEE Symposium on Security and Privacy, 2012.