Side-channel vulnerability factor: A metric for measuring information leakage

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 106-117

  Demme, John ^a   Martin, Robert ^a   Waksman, Adam ^a   Sethumadhavan, Simha ^a  

^a Columbia University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN DECISIONS; INFORMATION LEAKAGE; ON CHIP MEMORY; PROGRAM EXECUTION; QUANTITATIVE APPROACH; SECRET INFORMATION; SECURE COMPUTER ARCHITECTURE; SIDE CHANNEL ATTACK; SIDE EFFECT; SIDE-CHANNEL;

COMPUTER ARCHITECTURE;

EID: 84864833517     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237010     Document Type: Conference Paper

References (16)

1. S. Chen, R. Wang, X. Wang, and K. Zhang. Side-channel leaks in web applications: A reality today, a challenge tomorrow. In Security and Privacy (SP), 2010 IEEE Symposium on, pages 191 -206, may 2010.
2. L. Domnitser, N. Abu-Ghazaleh, and D. Ponomarev. A predictive model for cache-based side channels in multicore and multithreaded microprocessors. In Proceedings of the 5th international conference on Mathematical methods, models and architectures for computer network security, MMMACNS' 10, pages 70-85, Berlin, Heidelberg, 2010. Springer- Verlag.
3. T. fu Chen and J. loup Baer. Effective hardware-based data prefetching for high-performance processors. IEEE Transactions on Computers, 44:609-623, 1995.
4. D. Gullasch, E. Bangerter, and S. Krenn. Cache games - bringing access-based cache attacks on aes to practice. In Security and Privacy (SP), 2011 IEEE Symposium on, pages 490-505, May 2011.
5. M. J. Hind, V. T. Rajan, and P. F. Sweeney. Phase shift detection: A problem classification, 2003.
6. C. K. Koc. Cryptographic Engineering. Springer Publishing Company, Incorporated, 1st edition, 2008.
7. P. Kocher, J. Jaffe, and B. Jun. Differential power analysis. pages 388-397. Springer-Verlag, 1999.
8. J. Kong, O. Aciicmez, J.-P. Seifert, and H. Zhou. Deconstructing new cache designs for thwarting software cachebased side channel attacks. In Proceedings of the 2nd ACM workshop on Computer security architectures, CSAW '08, pages 25-34, New York, NY, USA, 2008. ACM.
9. T. S. Messerges, E. A. Dabbish, and R. H. Sloan. Investigations of power analysis attacks on smartcards. In Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, WOST'99, pages 17-17, Berkeley, CA, USA, 1999. USENIX Association.
10. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. Ieee Micro, 25(1):90-97, 2004.
11. D. A. Osvik, A. Shamir, and E. Tromer. Cache attacks and countermeasures: The case of aes. In CT-RSA, pages 1-20, 2006.
12. D. Page. Defending against cache-based side-channel attacks. Information Security Technical Report, 8(1):30-44, 2003.
13. C. Percival. Cache missing for fun and profit, 2005.
14. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder. Discovering and exploiting program phases. Micro, IEEE, 23(6):84-93, nov.-dec. 2003.
15. Z. Wang and R. Lee. A novel cache architecture with enhanced performance and security. In Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on, pages 83 -93, nov. 2008.
16. Z. Wang and R. B. Lee. New cache designs for thwarting software cache-based side channel attacks. SIGAR CH Comput. Archit. News, 35:494-505, June 2007.