Refresh pausing in DRAM memory systems

Transactions on Architecture and Code Optimization

Volumn 11, Issue 1, 2014, Pages

  Nair, Prashant J ^a   Chou, Chia Chen ^a   Qureshi, Moinuddin K ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Dynamic Random Access Memory; Performance; Refresh; Sub bank; Subarray

Indexed keywords

HARDWARE; SOFTWARE ENGINEERING;

DYNAMIC RANDOM ACCESS MEMORY; PERFORMANCE; REFRESH; SUB-ARRAYS; SUB-BANK;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84897475654     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2579669     Document Type: Conference Paper

References (22)

1. Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shafiee, Kshitij Sudan, Manu Awasthi, and Zeshan Chishti. 2012. USIMM: The Utah SImulated Memory Module. Technical Report. University of Utah. UUCS-12-002.
2. Vinodh Cuppu, Bruce Jacob, Brian Davis, and Trevor Mudge. 1999. A performance comparison of contemporary DRAM architectures. In ISCA-26.
3. Mrinmoy Ghosh and Hsien-Hsin S. Lee. 2007. Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs. In MICRO-40.
4. Michael Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas. 2001. Energy/Performance design of memory hierarchies for processor-in-memory chips. In Revised Papers from the 2nd International Workshop on Intelligent Memory Systems (IMS'00). Springer-Verlag, London, UK, 152-159. http://dl.acm.org/ citation.cfm?id=648002.743089 (Pubitemid 33332792)
5. Ciji Isen and Lizy John. 2009. ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem. In MICRO-42.
6. Bruce L. Jacob, Spencer W. Ng, and David T. Wang. 2008. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann.
7. JEDEC Committee JC-42.3 2012. JESD79-3F. JEDEC Committee JC-42.3, Arlington, VA.
8. JEDEC-DDR4. 2011. JS Choi DDR4 Mini Workshop. http://jedec.org/sites/ default/files/JS-Choi-DDR4-miniWorkshop.pdf.
9. Heesang Kim, Byoungchan Oh, Younghwan Son, Kyungdo Kim, Seon-Yong Cha, Jae-Goan Jeong, Sung-Joo Hong, and Hyungcheol Shin. 2011. Characterization of the variable retention time in dynamic random access memory. IEEE Transactions on Electron Devices 58, 9, 2952-2958. DOI: http://dx.doi.org/10.1109/TED.2011. 2160066
10. Joohee Kim and M. C. Papaefthymiou. 2001. Block-based multi-period refresh for energy efficient dynamic memory. In Proceedings of the 14th Annual IEEE International ASIC/SOC Conference. 193-197. DOI: http://dx.doi.org/10.1109/ ASIC.2001.954696 (Pubitemid 32981519)
11. Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu. 2012. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA. 1-12.
12. Song Liu, Karthik Pattabiraman, Thomas Moscibroda, and Ben Zorn. 2011. Flikker: Saving DRAM refresh-power through critical data partitioning. In ASPLOS-XVI.
13. Micron. 2009. TN-47-16 Designing for High-Density DDR2 Memory. Micron.
14. Micron. 2010. MT41J512M4:8Gb QuadDie DDR3 SDRAM Rev. A 03/11. Micron.
15. MSC. 2012. Memory Scheduling Championship (MSC). http://www.cs.utah.edu/? rajeev/jwac12/.
16. Prashant Nair, Chia-Chen Chou, and Moinuddin K. Qureshi. 2013. A case for Refresh Pausing in DRAM memory systems. In Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA'13). 627-638. DOI: http://dx.doi.org/10.1109/HPCA.2013.6522355
17. Jeffrey Stuecheli, Dimitris Kaseridis, Hillery C. Hunter, and Lizy K. John. 2010. Elastic refresh: Techniques to mitigate refresh penalties in high density memory. In MICRO-43.
18. Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B. Brockman, and Norman P. Jouppi. 2008a. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA'08). IEEE Computer Society, Washington, DC, 51-62. DOI: http://dx.doi.org/10.1109/ISCA.2008.16
19. Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008b. Cacti 5.1. Technical Report. HP Laboratories, Palo Alto. HPL-2008-20.
20. Aniruddha N. Udipi, Naveen Muralimanohar, Niladrish Chatterjee, Rajeev Balasubramonian, Al Davis, and Norman J. Jouppi. 2010. Rethinking DRAM design and organization for energy-constrained multi-cores. In ISCA-37.
21. Ravi K. Venkatesan, Stephen Herr, and Eric Rotenberg. 2006. Retention-Aware Placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM. In HPCA-12.
22. Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Wei Wu, Dinesh Somasekhar, and Shih-lien Lu. 2010. Reducing cache power with low-cost, multi-bit error-correcting codes. In ISCA-37.