Energy/performance design of memory hierarchies for processor-in-memory chips

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2107, Issue , 2001, Pages 152-159

  Huang, Michael ^a   Renau, Jose ^a   Yoo, Seung Moon ^b   Torrellas, Josep ^a  

^a University of Illinois at Urbana Champaign   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84872077062     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44570-6_11     Document Type: Conference Paper

References (21)

1. A. Brown et al. ISTORE: Introspective Storage for Data-Intensive Network Services. Workshop on Hot Topics in Operating Systems, March 1999.
2. R. Gonzalez and M. Horowitz. Energy Dissipation In General Purpose Microprocessors. IEEE Journal on Solid-State Circuits, 31(4):1277–1284, September 1996.
3. M. Hall et al. Mapping Irregular Aplications to DIVA, a PIM-Based Data-Intensive Architecture. In Supercomputing, November 1999.
4. IBM Microelectronics. Blue Logic SA-27E ASIC. http://www.chips.ibm.com/news/1999/sa27e, February 1999.
5. S. Iyer and H. Kalter. Embedded DRAM Technology: Opportunities and Challenges. IEEE Spectrum, April 1999.
6. M. Kamble and K. Ghose. Analytical Energy Dissipation Models for Low Power Caches. In International Symposium on Low Power Electronics and Design, pages 143–148, 1997.
7. Y. Kang, W. Huang, S. Yoo, D. Keen, Z. Ge, V. Lam, P. Pattnaik, and J. Torrellas. FlexRAM: Toward an Advanced Intelligent Memory System. In International Conference on Computer Design, pages 192–201, October 1999.
8. P. Kogge, S. Bass, J. Brockman, D. Chen, and E. Sha. Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies. In Frontiers of Massively Parallel Computation Symposium, 1996.
9. V. Krishnan and J. Torrellas. An Execution-Driven Framework for Fast and Accurate Simulation of Superscalar Processors. In International Conference on Parallel Architectures and Compilation Techniques, pages 286–293, October 1998.
10. K. Mai et al. Smart Memories: A Modular Reconfigurable Architecture. In International Symposium on Computer Architecture, June 2000.
11. J. Montanaro et al. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. IEEE Journal of Solid State Circuits, 31(11):1703–1714, November 1996.
12. M. Oskin, F. Chong, and T. Sherwood. Active Pages: A Computation Model for Intelligent Memory. In International Symposium on Computer Architecture, pages 192–203, June 1998.
13. M. Oskin et al. Exploiting ILP in Page-Based Intelligent Memory. In International Symposium on Microarchitecture, 1999.
14. D. Patterson et al. A Case for Intelligent DRAM. IEEE Micro, pages 33–44, 1997.
15. D. Patterson and M. Smith. Workshop on Mixing Logic and DRAM: Chips that Compute and Remember. 1997.
16. S. Rixner et al. A Bandwidth-Efficient Architecture for Media Processing. In International Symposium on Microarchitecture, November 1998.
17. C-L. Su and A. Despain. Cache Design Trade-offs for Power and Performance Optimization: A Case Study. In International Symposium on Low Power Electronics and Design, pages 63–68, April 1995.
18. E. Waingold et al. Baring It All to Software: Raw Machines. IEEE Computer, pages 86–93, September 1997.
19. S. Wilton and N. Jouppi. CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal on Solid-State Circuits, 31(5):677–688, May 1996.
20. N. Yeung et al. The Design of a 55SPECint92 RISC Processor under 2W. ISSCC Digest of Technical Papers, pages 206–207, February 1994.
21. S-M. Yoo, J. Renau, M. Huang, and J. Torrellas. FlexRAM Architecture Design Parameters. Technical Report CSRD-1584, Department of Computer Science, University of Illinois at Urbana-Champaign, October 2000. http://iacoma.cs.uiuc.edu/flexram/publications.html.