Computation on stochastic bit streams digital image processing case studies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 22, Issue 3, 2014, Pages 449-462

  Li, Peng ^a   Lilja, David J ^a   Qian, Weikang ^b   Bazargan, Kia ^a   Riedel, Marc D ^a  

^a University of Minnesota   (United States)

^b SHANGHAI JIAO TONG UNIVERSITY   (China)

Author keywords

Digital image processing; fault tolerance; finite state machine (FSM); stochastic computing

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; FAULT TOLERANCE; HARDWARE; IMAGE PROCESSING; NEURAL NETWORKS;

COMPUTATIONAL ELEMENTS; DIGITAL IMAGE; ERROR TOLERANCE; NANOSCALE DIMENSIONS; RIGOROUS ANALYSIS; STOCHASTIC COMPUTING; STOCHASTIC IMPLEMENTATION; TRANSISTOR SIZE;

STOCHASTIC SYSTEMS;

EID: 84895925997     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2013.2247429     Document Type: Article

References (23)

1. H. Chen, J. Han, and F. Lombardi, "A transistor-level stochastic approach for evaluating the reliability of digital nanometric CMOS circuits," in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst., Oct. 2011, pp. 60-67.
2. H. Chen and J. Han, "Stochastic computational models for accurate reliability evaluation of logic circuits," in Proc. 20th Symp. Great Lakes Symp. VLSI, 2010, pp. 61-66.
3. B. R. Gaines, "Stochastic computing systems," Adv. Inf. Syst. Sci. Plenum, vol. 2, no. 2, pp. 37-172, 1969.
4. B. D. Brown and H. C. Card, "Stochastic neural computation. I. Computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891-905, Sep. 2001. (Pubitemid 32981667)
5. B. D. Brown and H. C. Card, "Stochastic neural computation. II. Soft competitive learning," IEEE Trans. Comput., vol. 50, no. 1, pp. 906-920, Sep. 2001. (Pubitemid 32981668)
6. P. Li, W. Qian, and D. J. Lilja, "A stochastic reconfigurable architecture for fault-tolerant computation with sequential logic," in Proc. IEEE 30th Int. Conf. Comput. Design, Oct. 2012, pp. 303-308.
7. P. Li, D. J. Lilja, W. Qian, and K. Bazargan, "Using a 2-D finitestate machine for stochastic computation," in Proc. Int. Workshop Logic Synth., 2012, pp. 1-8.
8. P. Li, W. Qian, M. Riedel, K. Bazargan, and D. Lilja, "The synthesis of linear finite state machine-based stochastic computational elements," in Proc. 17th Asia South Pacific Design Autom. Conf., Feb. 2012, pp. 757-762.
9. P. Li, D. J. Lilja, W. Qian, K. Bazargan, and M. Riedel, "The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2012, pp. 480-487.
10. P. Li and D. J. Lilja, "A low power fault-tolerance architecture for the kernel density estimation based image segmentation algorithm," in Proc. IEEE Int. Conf. Appl.-Specific Syst. Archit. Process., Sep. 2011, pp. 161-168.
11. D. Zhang and H. Li, "A stochastic-based FPGA controller for an induction motor drive with integrated neural network algorithms," IEEE Trans. Ind. Electron., vol. 55, no. 2, pp. 551-561, Feb. 2008. (Pubitemid 351344228)
12. V. C. Gaudet and A. C. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol. 39, no. 3, pp. 299-301, Feb. 2003.
13. W. J. Gross, V. C. Gaudet, and A. Milner, "Stochastic implementation of LDPC decoders," in Proc. 39th Asilomar Conf. Signals Syst. Comput., 2005, pp. 713-717. (Pubitemid 46350407)
14. C. Winstead, V. Gaudet, A. Rapley, and C. Schlegel, "Stochastic iterative decoders," in Proc. Int. Symp. Inf. Theory, Sep. 2005, pp. 1116-1120.
15. S. S. Tehrani, W. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol. 10, no. 10, pp. 716-718, Oct. 2006. (Pubitemid 44575771)
16. S. S. Tehrani, S. Mannor, and W. J. Gross, "Fully parallel stochastic LDPC decoders," IEEE Trans. Signal Process., vol. 56, no. 11, pp. 5692-5703, Nov. 2008.
17. T. Brandon, R. Hang, G. Block, V. C. Gaudet, B. Cockburn, S. Howard, C. Giasson, K. Boyle, P. Goud, S. S. Zeinoddin, A. Rapley, S. Bates, D. Elliott, and C. Schlegel, "A scalable LDPC decoder ASIC architecture with bit-serial message exchange," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 41, no. 3, pp. 385-398, May 2008. (Pubitemid 351636133)
18. P. Li and D. J. Lilja, "Using stochastic computing to implement digital image processing algorithms," in Proc. 29th IEEE Int. Conf. Comput. Design, Oct. 2011, pp. 154-161.
19. W. Qian, X. Li, M. D. Riedel, K. Bazargan, and D. J. Lilja, "An architecture for fault-tolerant computation with stochastic logic," IEEE Trans. Comput., vol. 60, no. 1, pp. 93-105, Jan. 2010.
20. R. C. Gonzalez and R. E. Woods, Digital Image Processing, 3rd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2008.
21. A. Elgammal, D. Harwood, and L. Davis, "Non-parametric model for background subtraction," in Proc. IEEE FRAME-RATE Workshop, Jun. 2000, pp. 751-767.
22. System Generator for DSP User Guide, Xilinx, San Jose, CA, USA, 2010.
23. D. J. Lilja, Measure Computer Performance: A Practitioner's Guide, 1st ed. Cambridge, U.K.: Cambridge Univ. Press, 2000.