A power efficient video encoder using reconfigurable approximate arithmetic units

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2014, Pages 324-329

  Raha, Arnab ^a   Jayakumar, Hrishikesh ^a   Raghunathan, Vijay ^a  

^a Purdue University   (United States)

Author keywords

Approximate Computing; Embedded Systems; Reconfigurable Architecture; Video Encoding

Indexed keywords

EID: 84894514901     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2014.62     Document Type: Conference Paper

References (16)

1. M. Elgamel, A. Shams, and M. Bayoumi, "A comparative analysis for low power motion estimation vlsi architectures," in Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on, 2000, pp. 149-158.
2. F. Dufaux and F. Moscheni, "Motion estimation techniques for digital tv: a review and a new contribution," Proceedings of the IEEE, vol. 83, no. 6, pp. 858-876, 1995.
3. I. S. Chong and A. Ortega, "Dynamic voltage scaling algorithms for power constrained motion estimation," in Acoustics, Speech and Signal Processing, 2007. ICASSP 2007. IEEE International Conference on, vol. 2, 2007, pp. II-101-II-104.
4. -, "Power efficient motion estimation using multiple imprecise metric computations," in Multimedia and Expo, 2007 IEEE International Conference on, 2007, pp. 2046-2049.
5. D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator," in Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, ser. ISLPED '09. New York, NY, USA: ACM, 2009, pp. 195-200.
6. J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilistic arithmetic and energy efficient embedded signal processing," in Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, ser. CASES '06. New York, NY, USA: ACM, 2006, pp. 158-168.
7. D. Shin and S. Gupta, "A re-design technique for datapath modules in error tolerant applications," in Asian Test Symposium, 2008. ATS '08. 17th, 2008, pp. 431-437.
8. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "Salsa: systematic logic synthesis of approximate circuits," in Proceedings of the 49th Annual Design Automation Conference, ser. DAC '12. New York, NY, USA: ACM, 2012, pp. 796-801.
9. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "Impact: imprecise adders for low-power approximate computing," in Proceedings of the 17th IEEE/ACM international symposium on Lowpower electronics and design, ser. ISLPED '11. Piscataway, NJ, USA: IEEE Press, 2011, pp. 409-414.
10. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 32, no. 1, pp. 124-137, 2013.
11. P. M. Kuhn and K. P. M., Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1st ed. Norwell, MA, USA: Kluwer Academic Publishers, 1999.
12. K. Seshadrinathan, R. Soundararajan, A. Bovik, and L. Cormack, "Study of subjective and objective quality assessment of video," Image Processing, IEEE Transactions on, vol. 19, no. 6, pp. 1427-1441, 2010.
13. S. Winkler, "Video quality measurement standards-current status and trends," in Information, Communications and Signal Processing, 2009. ICICS 2009. 7th International Conference on, 2009, pp. 1-5.
14. "Xiph.org video test media," xiph.org, 2013. [Online]. Available: http://media.xiph.org/video/derf/
15. "Altera DE2 Development and Education Board," Altera, 2013. [Online]. Available: http://www.altera.com/education/univ/materials/ boards/de2/unv-de2-board.html
16. Quartus II Handbook Version 13.0, Altera, January 2012. [Online]. Available: http://www.altera.com/literature/hb/qts/qts \qii53013.pdf