Power efficient motion estimation using multiple imprecise metric computations

Proceedings of the 2007 IEEE International Conference on Multimedia and Expo, ICME 2007

Volumn , Issue , 2007, Pages 2046-2049

  Chong, In Suk ^a   Ortega, Antonio ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Error tolerance (ET); Imprecise computation; Matching metric computation (MMC); Voltage overscaling (VOS)

Indexed keywords

COMPUTATION ERRORS; ERROR TOLERANCE; IMPRECISE COMPUTATION; MATCHING METRIC COMPUTATIONS; POWER EFFICIENCY; POWER EFFICIENT; SUM OF ABSOLUTE DIFFERENCES; VOLTAGE OVERSCALING;

MOTION ESTIMATION;

EID: 46449117991     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icme.2007.4285083     Document Type: Conference Paper

References (18)

1. M. A. Breuer, S. K. Gupta, and T. M. Mak. Defect and error tolerance in the presence of massive numbers of defects. IEEE Design & Test of Comp., 21:216-227, May-June 2004.
2. H. Cheong, I. Chong, and A. Ortega. Computation error tolerance in motion estimation algorithms. In IEEE International Conference on Image Processing, ICIP'06, Oct. 2006.
3. H.-Y. Cheong and A. M. Tourapis. Fast motion estimation within the h.264 codec. In Proc.IEEE Int. Conf. on MultiMedia and Expo (ICME2003), July 2003.
4. T. Chiang and Y. Q. Zhang. A new rate control scheme using quadratic rate distortion model. IEEE Trans. Circuits Syst. Video Technol., 7(1):246-250, Feb. 1997.
5. I. Chong and A. Ortega. Hardware testing for error tolerant multimedia compression based on linear transforms. In Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT'05, pages 523-534, 2005.
6. I. Chong and A. Ortega. Dynamic voltage scaling algorithms for power constrained motion estimation. In International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Apr. 2007.
7. H. Chung and A. Ortega. Analysis and testing for error tolerant motion estimation. In Proc. of IEEE Int. Symp. on Defect Fault Tolerance in VLSI Syst., pages 514-522, 2005.
8. E. Debes. Recent changes and future trends in general purpose processor architectures to support image and video applications. Proceedings of the 2003 IEEE International Conference on Image Processing (ICIP '03), 3:85-88, 2003.
9. F. Dufaux and F. Moscheni. Motion estimation techniques for digital tv: A review and a new contribution. Proc. of the IEEE, (6):858-876, June 1995.
10. M. A. Elgamel, A. M. Shams, and M. A. Bayoumi. A comparative analysis for low power motion estimation VLSI architectures. In IEEE Workshop on Signal Processing, 2000.
11. C. J. Hughes, J. Srinivasan, and S. V. Adve. Saving energy with architectural and frequency adaptations for multimedia applications. 34th Annual International Symposium on Microarchitecture (MICRO-34), 2001.
12. P. Kuhn. Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation. Kluwer Academic Publishers, Boston, 1999.
13. K. Lengwehasatit and A. Ortega. Probabilistic partial-distance fast matching algorithms for motion estimation. IEEE Trans. Circuits Syst. Video Technol., 11(2): 139-152, Feb. 2001.
14. R. E. Lyions and W. Vanderkulk. The use of triple modular redundancy to improve computer reliability. Technical report, IBM J. Res. Develop., 1962.
15. P. Pirsch, N. Demassieux, and W. Gehrke. VLSI architectures for video compression-a survey. In Proc. IEEE, volume 83(2), pages 220-246, Feb. 1995.
16. K. L. Shepard and V. Narayanan. Noise in deep submicron digital design. In ICCAD, pages 524-531, Nov. 1996.
17. P. Tseng, Y. Chang, Y. Huang, H. Fang, C. Huang, and L. Chen. Advances in hardware architectures for image and video coding- a survey. Proc. of the IEEE, (1): 184-197, Jan. 2005.
18. G. V. Varatkar and N. R. Shanbhag. Energy-efficient motion estimation using error-tolerance. In International Symposium on Low Power Electronics and Design (ISLPED), 2006.